RTQ5132

Design

Tools

Sample &
Buy

DDR5 Client VR on DIMM PMIC

1 General Description

The RTQ5132 is an integrated power management IC suitable for general DDR5 SODIMM and UDIMM applications. This device provides three Buck converters (SWA, SWB, and SWC) and two LDOs (VLDO_1.0V and VLDO_1.8V). Additionally, the RTQ5132 supports a selectable interface (I²C or I3C Basic) to accommodate various application environments. A comprehensive protection mechanism is embedded to ensure safe power distribution, with the capability to record fault events in registers and signal them through PWR_GOOD and GSI_n open-drain indicators. The RTQ5132 is available in a WQFN-28L 3x4 (FC) package. The recommended junction temperature range is from -10° C to 125^oC and ambient temperature range is 0 $^{\circ}$ C to 85° C.

2 Ordering Information

RTQ5132 □□-

Note 1.

- Marked with (1) indicated: Compatible with the current requirements of IPC/JEDEC J-STD-020.
- Marked with (2) indicated: Richtek products are Richtek Green Policy compliant.

3 Marking Information

For marking information, contact our sales representative directly or through a Richtek distributor located in your area.

4 Features

- ⚫ **VIN_Bulk with Input Supply Range: 4.25V to 5.5V**
- ⚫ **High Integration:**
	- ⚫ **Three High Efficiency Buck Converters**
		- ⚫ **SWA: ITDC = 4A, IMAX = 5A**

Evaluation

Boards

- ⚫ **SWB: ITDC = 4A, IMAX = 5A**
- ⚫ **SWC: ITDC = 1A, IMAX = 2A**
- ⚫ **Two LDOs**
	- ⚫ **VLDO_1.8V: IMAX = 25mA**
	- ⚫ **VLDO_1.0V: IMAX = 20mA**
- ⚫ **0.75% Converter Output Accuracy**
- ⚫ **Fast Transient Response with A2RCOT Control**
- ⚫ **Support I ²C and I3C Slave Control**
- ⚫ **Error Log Counter and Data Storage (NVM)**
- ⚫ **MTP Registers with Secured R/W Access**
- ⚫ **Programmable and DIMM Specific Registers for Customization**
- ⚫ **Programmable Mode for Debug and Validation**
- ⚫ **Telemetry for Output Current, Voltage and Power**
- ⚫ **Complete Protection Mechanisms**
	- ⚫ **VIN_Bulk Input Supply OVP**
	- ⚫ **OVP, UVP, OCP, HCW for Each Rails**
	- ⚫ **High Temp Warning and OTP**
- ⚫ **General Status Interrupt Function**
- ⚫ **Power-Good Indicator**

5 Applications

⚫ DDR5 SODIMM/ UDIMM

RTQ5132

6 Simplified Application Circuit

Figure 2**.** SWA and SWB are operating in Single-Phase Mode

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation www.richtek.com DSQ5132-07 July 2024

Table of Contents

RTQ5132

7 Pin Configuration

8 Functional Pin Description

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation www.richtek.com DSQ5132-07 July 2024

9 Functional Block Diagram

10 Absolute Maximum Ratings

[\(Note 2\)](#page-6-2)

- **Note 2**. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- **Note 3**. θ_{JA} is measured under natural convection (still air) at T_A = 25°C with the component mounted on a high effectivethermal-conductivity four-layer test board on a JEDEC 51-7 thermal measurement standard. θ_{JC} is measured at the bottom of the package.
- **Note 4**. Devices are ESD sensitive. Handling precautions are recommended.

11 Recommended Operating Conditions

[\(Note 5\)](#page-6-5)

Note 5. The device is not guaranteed to function outside its operating conditions.

7

12 Electrical Characteristics

(VIN_SWA = V_{IN}_SWB = V_{IN}_SWC = 5V, V_{IN} = 5V, T_A = -10° C to 105°C, unless otherwise specified)

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation

RTQ5132

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation DSQ5132-07 July 2024 www.richtek.com

13 Typical Application Circuit

Figure 3. Typical Application Circuit when SWA and SWB are combined as Two Phase, Single Output Rail.

RTQ5132

Figure 4. Typical Application Circuit when SWA and SWB are separated for 2-Outputs.

14 Typical Operating Characteristics

RTQ5132

SWB Output Voltage vs. Output Current

SWC Output Voltage vs. Output Current

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation www.richtek.com **DSQ5132-07** July 2024

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation DSQ5132-07 July 2024 www.richtek.com

RTQ5132

SWA Stability in DEM

SWB Stability in DEM

VIN _BULK = 5V, SWA = 1.1V, I_{OUTA} = 4A SWA offset 1.1V (20mV/Div) **PHASE** (3V/Div) <u>En antarra trans</u> Time $(2\mu s/Div)$

SWA Stability in CCM

SWC Stability in DEM

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation

RTQ5132

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation

Time (2ms/Div)

15 Operation

15.1 PMIC Input Voltage Supply & Ramp Condition

The VIN_Bulk supply is used by the RTQ5132 for all three switch (SWA, SWB, and SWC) output regulators and two LDO output (VLDO_1.8V & VLDO_1.0V) regulators. Note that the VLDO_1.8V LDO output is separate and independent from the SWC output, which is for the DRAM VPP rail. The VLDO_1.0V LDO output is separate and independent from SWA or SWB.

At the first power-on, the VIN_Bulk input supply should reach a minimum threshold voltage of 4.25V before it can be detected as a valid input supply by the RTQ5132.

Once the VIN_Bulk supply is valid and stable, the RTQ5132 should assert the PWR_GOOD output low and drive VLDO_1.8V & VLDO_1.0V supply within t1.8V_Ready (typically = $500\mu s$) and t1.0V_Ready (typically = $500\mu s$) time, respectively. The RTQ5132 only drives the PWR_GOOD output signal low when the VIN_Bulk input supply reaches a minimum of 4.25V. The PWR_GOOD output is pulled up to either 1.8V or 3.3V on the platform or the host controller.

The PWR_GOOD pullup voltage (either 1.8V or 3.3V) is available before or after the VIN_Bulk is valid and stable. If the PWR_GOOD pullup voltage is available before the VIN_Bulk is applied, the PWR_GOOD signal is high. When the VIN_Bulk is applied to the RTQ5132, the RTQ5132 asserts the PWR_GOOD output low.

The RTQ5132 should enable the $I^2C/13C$ bus interface function within tManagement Ready (maximum = 3ms). The user should not attempt to access the RTQ5132's memory registers until the tManagement_Ready timing requirement is satisfied.

During power-on, the user should:

1. Ramp up the VIN_BULK supply.

2. Hold the VIN_Bulk supply stable for a minimum of tVIN_Bulk_to_VR_Enable time (minimum = 6.5ms).

3. Keep the VR_EN pin static, either low or high.

4. If the VR_EN signal is held low during the VIN_Bulk ramp, it may transition to high only once. Once high, it should remain high. The VR_EN signal is not allowed to transition to low during the VIN_Bulk ramp-up.

5. If the VR_EN pin is held high during the VIN_Bulk ramp-up, or transitions to high, the RTQ5132 turns on its output rails.

6. If the VR_EN pin is held low during the VIN_Bulk Ramp, assert the VR_EN signal high to turn on the RTQ5132 output rails. Alternatively, the user can issue a VR Enable command by setting the register, Register 0x32[7] = 1, via I²C/I3C Basic bus or via DEVCTRL CCC to turn on the RTQ5132 output rails.

[Figure 6](#page-24-0) to [Figure 8](#page-25-0) show examples of the PMIC power-up initialization sequence. Note that the specific sequence of ramping the output regulators (SWA, SWB, and SWC) is for example purposes only. The specific ramp-up sequence is configurable through power-on sequence configuration registers.

After the VR Enable command is registered on the I^2C or I3C Basic bus, or the VR EN pin is registered high, the RTQ5132 should complete the following steps within tPMIC_PWR_GOOD_OUT:

1. Check that the VIN_Bulk Power Good status is valid.

2. Power up itself – the RTQ5132 executes Power-on Sequence Config0 to Power-on Sequence Config2 registers and configures its internal registers as programmed in the DIMM vendor's memory space registers.

3. Power up all enabled output switch regulators and prepare for normal operation.

4. Update status registers "Register 0x08" [5,3:2] and float the PWR_GOOD signal within a maximum of the tPMIC_PWR_GOOD_OUT time.

RTQ5132

RICHTEK

If the RTQ5132's PWR GOOD signal is not floated within the tPMIC_PWR_GOOD_OUT time, the user can access RTQ5132 status registers for detailed information after the tPMIC_PWR_GOOD_OUT time. The RTQ5132 may NACK (Negative-Acknowledge) any host request on the I²C or I3C Basic bus after the VR Enable command (either with the VR_EN pin high or on the I²C/I3C Basic Bus) until the tPMIC_PWR_GOOD_OUT time expires.

Figure 5. Power Up Sequence; VR_EN pin High after VIN_Bulk Ramp; No Bus Command

Figure 6. Power Up Sequence; VR_EN pin High before VIN_Bulk Ramp; No Bus Command

Figure 8. PMIC Power Up Sequence; w/ VR_EN Pin followed by Bus Command

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation www.richtek.com DSQ5132-07 July 2024

15.2 Enabling PMIC Output Switch Voltage Regulators

[Figure 9](#page-26-1) below illustrates the timing relationship for when the RTQ5132 receives a VR Enable command (either via the VR_EN pin or on the I²C/I3C Basic bus) and subsequently floats the PWR_GOOD output signal. The timing parameter tPMIC_PWR_GOOD_OUT applies here. This parameter represents the sum of the maximum soft-start time, the delay configured for each power-on sequence configuration register executed, plus an additional timing margin error of 5ms. The waveform indicates the soft-start time for each buck regulator output, as well as the delay time once the soft-start period concludes for each power-on sequence, from config0 to config2 registers.

It is important to note that if more than one regulator is enabled in a power-on sequence config register, and these regulators have different programmed soft-start times, the longer soft-start time will be used as the reference for the delay timer to initiate. However, each regulator will still adhere to its distinct soft-start time for powering on the buck regulator.

In the specific example shown i[n Figure 9,](#page-26-1) three power-on sequence config registers (config0 to config2) are used, and only one buck regulator is enabled in each of these registers.

Figure 9. RTQ5132 Rails Power On Timing

RTQ5132

15.3 Secure Mode & Programmable Mode of Operation

Before issuing a VR Enable command (using the VR_EN pin or via the I²C/I3C Basic bus), the host must appropriately configure Register 0x2F [2] as required. Once the VR Enable command is received, the RTQ5132 offers two modes of operation:

Programmable Mode - In this mode, regardless of when the VR Enable command is issued, the RTQ5132 permits the host to modify any register in the host region, and the PMIC responds accordingly.

Secure Mode - In this mode, following the issuing of the VR Enable command, the RTQ5132 prohibits modification to certain registers, including Register 0x15 to Register 0x2F, Register 0x32 [7,5:0] in the host region, and Register 0x40 to Register 0x6F in the DIMM vendor region. These registers are write-protected. To make any changes, the host must power cycle the RTQ5132, defined as completely removing the VIN Bulk input supply to the RTQ5132. This definition is consistent throughout the entire specification.

Note that Secure Mode becomes relevant only after the VR Enable command has been registered. By default, Register 0x2F [2] is set to '0' when the RTQ5132 is first powered up. Before the VR Enable command is issued, the RTQ5132 permits modifications to any registers in the host region.

15.4 Power Down Output Regulators

Regardless of how the RTQ5132's output regulators are activated (whether with the VR_EN pin or a VR Enable command on the $I^2C/13C$ Basic bus), the RTQ5132 powers down its output regulators as described below, depending on its mode of operation.

Programmable Mode Operation; 0x1A[4] = '0'

The RTQ5132 allows user to power down any or all output regulators by any of the three methods below.

- 1. The VR Disable command (setting Register 0x32[7] to '0' or transitioning the VR_EN pin to low) triggers the RTQ5132 to execute the power-off sequence from config0 (Register 0x58) to config2 (Register 0x5A) in order to maintain the appropriate voltage relationships as configured in the registers. The RTQ5132 then controls the PWR_GOOD signal as follows in points (a) and (b):
- (a) If the VR Disable command is initiated by a pin transition (e.g., the VR_EN pin transitioning to Low), the RTQ5132 asserts the PWR_GOOD signal to Low. The host can re-enable the RTQ5132's output regulators by transitioning the VR_EN pin to High. After this transition, the RTQ5132 will execute the power-on sequence from config 0 to config 2 registers and will float the PWR_GOOD signal once the tPMIC_PWR_GOOD_OUT timing parameter is met.
- (b) If the VR Disable command is issued on an $1²C/13C$ bus (i.e., setting Register 0x32[7] to '0'), the RTQ5132 keeps the PWR_GOOD signal floating. This indicates an intentional command from the host rather than a fault condition. The host can re-enable the RTQ5132's output regulators by issuing a VR_EN command on the I²C/I3C bus (setting Register 0x32[7] to '1'). The RTQ5132 then executes the power-on sequence from config 0 to config 2 registers, continuing to float the PWR_GOOD signal until the tPMIC_PWR_GOOD_OUT time is satisfied. At that point, the RTQ5132 assumes normal control of the PWR_GOOD signal.
- (c) Simultaneous use of the VR_EN pin and the $I^2C/13C$ bus command to control the RTQ5132 is not permitted. If the VR_EN pin transitions to Low first, the PWR_GOOD signal responds as described in point (a), and remains low even if a subsequent $I²C/I3C$ bus command is issued, as mentioned in point (b).
- 2. Configuring one or more bits in Register 0x2F[6,4:3] to '0' allows the user to determine a specific sequence. The RTQ5132 will not automatically execute the power-off sequence from config0 (Register 0x58) to config2 (Register 0x5A). It maintains the PWR_GOOD signal in a floating state because this represents an intentional

command by the user rather than a fault condition. Note that the user can re-enable any disabled output regulators by setting one or more bits in Register 0x2F[6,4:3] to '1', following any specific sequence it prefers. During this process, the PWR_GOOD signal remains floating.

3. If Register 0x32[5] = '1', driving PWR_GOOD input low. The RTQ5132 executes power-off sequence config0 (Register 0x58) to power-off sequence config2 (Register 0x5A) to preserve the appropriate voltage relationship as configured in the registers and drives PWR_GOOD signal low. The RTQ5132 preserves all register contents including the MTP error log registers. If the user re-enables RTQ5132's output regulators by issuing VR_EN command on the $I^2C/13C$ Basic bus (i.e. Register 0x32[7] = '1'), the RTQ5132 executes power-on sequence config 0 to power-on sequence config 2 registers and floats PWR GOOD output signal after tPMIC_PWR_GOOD_OUT timing parameter is satisfied. The RTQ5132 does not require power cycle.

The RTQ5132, on its own, can generate internal VR Disable command at any time due to one or more events listed in "Trigger VR Disable". The RTQ5132 executes power-off sequence config0 (Register 0x58) to power-off sequence config2 (Register 0x5A) to preserve the appropriate voltage relationship as configured in the registers. The RTQ5132 asserts PWR_GOOD signal low. The user can re-enable RTQ5132's output regulators with VR Enable command with either Register 0x32[7] ='1' or VR_EN pin transitions to high and RTQ5132 turns on its output regulators and floats PWR_GOOD signal. The RTQ5132 does not require power cycle.

Programmable Mode Operation; 0x1A[4] = '1'

The RTQ5132 allows user to power down any or all output regulators by any of the three methods below.

- 1. The VR Disable command (Register 0x32[7] ='0' or VR_EN pin transitions to low). The RTQ5132 executes power-off sequence config0 (Register 0x58) to power-off sequence config2 (Register 0x5A) to preserve the appropriate voltage relationship as configured in the registers and enters in P1 state. The RTQ5132 controls the PWR GOOD signal as following in bullet a and bullet b:
- (a) If VR Disable command comes with a pin (i.e. VR_EN pin transitions to Low), RTQ5132 asserts PWR_GOOD signal Low. The user can re-enable the RTQ5132's output regulators by VR_EN pin transition to High. The RTQ5132 exits from P1 state and executes power-on sequence config 0 to power-on sequence config 2 registers and floats PWR_GOOD signal after tPMIC_PWR_GOOD_OUT timing parameter is satisfied.
- (b) If VR Disable command is on a $1^2C/13C$ Basic Bus (i.e Register 0x32[7] ='0'), RTQ5132 keeps the PWR_GOOD signal floating because this is an intentional command from the user and not a fault condition. The RTQ5132 exits from P1 state with only VR_EN pin transition to High. The user can re-enable the RTQ5132's output regulators by VR_EN pin transition to High and RTQ5132 executes power-on sequence config 0 to power-on sequence config 2 registers. The RTQ5132 continues to float PWR_GOOD signal until tPMIC_PWR_GOOD_OUT timing parameter is satisfied and at that point RTQ5132 assumes normal control of PWR_GOOD signal.
- (c) The simultaneous usage of VR_EN pin and $I^2C/I3C$ bus command to turn on/off the RTQ5132 is not allowed. If the VR_EN pin transitions to Low first, the PWR_GOOD signal follows as described in bullet (a) and PWR_GOOD signal remains low even if there is a subsequent $I^2C/13C$ bus command as described in bullet (b).
- 2. Configuring one or more bits in Register 0x2F [6,4:3] to '0' in any specific sequence desired by the user. The RTQ5132 does not execute power-off sequence config0 (Register 0x58) to power-off sequence config2 (Register 0x5A) on its own. The RTQ5132 keeps the PWR_GOOD signal floating because this is an intentional command from the host and not a fault condition. Note that user can re-enable any of disabled output regulators by configuring one or more bits in Register 0x2F[6,4:3] to '1' in any specific sequence desired by the host. The RTQ5132 keeps the PWR_GOOD signal floating.
- 3. If Register 0x32[5] = '1', driving PWR_GOOD input low. The RTQ5132 executes power-off sequence config0

(Register 0x58) to power-off sequence config2 (Register 0x5A) to preserve the appropriate voltage relationship as configured in the registers and drives PWR_GOOD signal low. The RTQ5132 preserves all register contents including the MTP error log registers. The RTQ5132 does not enter in P1 state. If user re-enables RTQ5132's output regulators by issuing VR_EN command on $I^2C/13C$ Basic bus (i.e. Register 0x32[7] = '1'), the RTQ5132 executes power-on sequence config 0 to power-on sequence config 2 registers and floats PWR_GOOD signal after tPMIC_PWR_GOOD_OUT timing parameter is satisfied. The RTQ5132 does not require power cycle.

The RTQ5132, on its own, can generate internal VR Disable command at any time due to one or more events listed in "Trigger VR Disable". The RTQ5132 executes power-off sequence config0 (Register 0x58) to power-off sequence config2 (Register 0x5A) to preserve the appropriate voltage relationship as configured in the registers. The RTQ5132 does not enter in P1 state. The RTQ5132 assert PWR_GOOD signal low. The user can re-enable RTQ5132's output regulators with VR Enable command with either Register 0x32[7] = '1' or VR_EN pin transitions to high and RTQ5132 turns on its output regulators and floats PWR_GOOD signal. The RTQ5132 does not require power cycle.

Secure Mode Operation; R1A[4] = '0'

The RTQ5132 allows user to power down any or all output regulators by any of the two methods below.

- 1. The VR Disable command with VR_EN pin transitions to low. The RTQ5132 asserts PWR_GOOD signal Low. The RTQ5132 executes power-off sequence config0 (Register 0x58) to power-off sequence config2 (Register 0x5A) to preserve the appropriate voltage relationship as configured in the registers. The user can re-enable the RTQ5132's output regulators by VR_EN pin transition to High. The RTQ5132 executes power-on sequence config 0 to power-on sequence config 2 registers and floats PWR_GOOD signal after tPMIC_PWR_GOOD_OUT timing parameter is satisfied. The RTQ5132 does not require power cycle. Note that VR Disable or Enable command on a $I^2C/13C$ Basic Bus (i.e Register 0x32[7] = '0' or '1') has no effect on the RTQ5132. Also, configuring one or more bits in Register0x2F[6,4:3] to '0' has no effect on the RTQ5132.
- 2. If Register 0x32[5] ='1', driving PWR_GOOD input low. The RTQ5132 executes power-off sequence config0 (Register 0x58) to power-off sequence config2 (Register 0x5A) to preserve the appropriate voltage relationship as configured in the registers; drives PWR_GOOD signal low and unlocks only Register 0x32[7]. The RTQ5132 preserves all register contents including the MTP error log registers and keeps all write protect registers locked except for the Register 0x32[7]. When user issues VR Enable command by I²C/I3C Basic bus, the RTQ5132 executes Power-on sequence config 0 to Power-on sequence config 2 registers, floats PWR_ GOOD output signal after tPMIC_PWR_GOOD_OUT timing parameter is satisfied and re-locks register Register 0x32[7]. The RTQ5132 does not require power cycle to re-enable RTQ5132's output regulators.

The RTQ5132, on its own, can generate internal VR Disable command at any time due to one or more events listed in "Trigger VR Disable". The RTQ5132 executes power-off sequence config0 (Register 0x58) to power-off sequence config2 (Register 0x5A) to preserve the appropriate voltage relationship as configured in the registers. The RTQ5132 assert PWR_GOOD signal low. The RTQ5132 requires power cycle. The VR Enable command with, Register 0x32[7] = '1' or VR_EN pin transitions to high has no effect on RTQ5132 and RTQ5132 keeps it PWR_GOOD signal low.

Secure Mode Operation; 0x1A[4] = '1'

The RTQ5132 allows user to power down any or all output regulators by any of the two methods below.

1. The VR Disable command with VR_EN pin transitions to low. The RTQ5132 asserts PWR_GOOD signal Low. The RTQ5132 executes power-off sequence config0 (Register 0x58) to power-off sequence config2 (Register 0x5A) to preserve the appropriate voltage relationship as configured in the registers and enters in P1 state.

The user can re-enable the RTQ5132's output regulators by VR_EN pin transition to High. The RTQ5132 exits from P1 state and executes power-on sequence config 0 to config 2 registers and floats PWR_GOOD signal after tPMIC_PWR_GOOD_OUT timing parameter is satisfied. Note that VR Disable or Enable command on a $I^2C/13C$ Basic Bus (i.e Register 0x32[7] = '0' or '1') has no effect on the RTQ5132. Also, configuring one or more bits in Register0x2F[6,4:3] to '0' has no effect on the RTQ5132.

2. If Register 0x32[5] ='1', driving PWR_GOOD input low. The RTQ5132 executes power-off sequence config0 (Register 0x58) to power-off sequence config2 (Register 0x5A) to preserve the appropriate voltage relationship as configured in the registers; drives PWR GOOD signal low and unlocks only Register 0x32[7]. The RTQ5132 preserves all register contents including the MTP error log registers and keeps all write protect registers locked except for the Register 0x32[7]. When user issues VR Enable command by I²C/I3C Basic bus, the RTQ5132 executes Power-on sequence config 0 to Power-on sequence config 2 registers, floats PWR_ GOOD output signal after tPMIC_PWR_GOOD_OUT timing parameter is satisfied and re-locks register Register 0x32[7]. The RTQ5132 does not require power cycle to re-enable RTQ5132's output regulators.

The RTQ5132, on its own, can generate internal VR Disable command at any time due to one or more events listed in "Trigger VR Disable". The RTQ5132 executes power-off sequence config0 (Register 0x58) to power-off sequence config2 (Register 0x5A) to preserve the appropriate voltage relationship as configured in the registers. The RTQ5132 does not enter in P1 state. The RTQ5132 assert PWR_GOOD signal low. The RTQ5132 requires power cycle. The VR Enable command with either Register 0x32[7] = '1' or VR_EN

pin transitions to high has no effect on RTQ5132 and RTQ5132 keeps it PWR_GOOD signal low.

15.5 PMIC Output Rail Off Timing

The [Figure 10](#page-31-1) below shows the timing relationship once the RTQ5132 registers see VR Disable command internally due to fault condition as listed in "Events Interrupt Summary". The waveform shows each buck regulator output soft- stop time and delay time once the soft-stop time expires from each power-off sequence config0 to power-off sequence config2 registers. Note that if more than one regulators are disabled in a power-off sequence config register and if those regulators have different soft-stop time programmed, then the larger value of that softstop time is used as a reference for delay timer to start. Each regulator will still follow different soft-stop time to turn off the buck regulator.

The specific example in [Figure 12](#page-44-1) uses only three power-off sequence config0 to config2 registers and only one buck regulator is disabled in power-off sequence config 0, config 1 and config 2 registers.

Figure 10. PMIC Power Off Timing Due to Internal Fault Condition

15.6 GSI_n Signal

The RTQ5132 features a general purpose interrupt, GSI_n, for signaling any other event to the user. The GSI_n is an open-drain output pin which needs an external pull-up resistor $(-10k_{\Omega})$ to 3.3V or 1.8V.

The interrupts are active Low "latched" signal (when an interrupt event occurs in the RTQ5132, a low level shall be output on the corresponding interrupt pin).

The interrupt pin is held low until both of the following requirements are met:

(1) The condition causing the interrupt (or others condition has occurred since) no longer persists.

(2) The register is cleared through $1²C$ or I3C write to the clear bit.

All warning status bits should be latched to '1' (based on their condition occurring). The latch shall remain a '1' until the corresponding clear bit is written with a '1'. If an exception bit is cleared, but the condition continues to persist, a new interrupt will be generated (as if it is a new condition).

When GSI_n signal is asserted, the RTQ5132 continues to operate as normal.

The user can query appropriate status registers to determine and isolate the cause of the GSI n signal assertion.

Table 1. Summary of GSI_n Assertion Events

15.7 Idle State and Quiescent Power State

Quiescent Power State definition: VIN_Bulk nominal = 5.0V. All circuits including RTQ5132 switch output and LDO output regulators are off. VR_EN signal is at static low or high level. I²C or I3C Basic interface access is not allowed and is pulled high. PID signal is at static low or high level. This state is only applicable if Register 0x1A[4] = '1'. This state is labeled as P1 state below.

Idle Power State definition: VIN Bulk nominal = 5.0V. All circuits including RTQ5132 switch output and LDO output regulators are on with 0A load. VR_EN signal is at static low or high level. I²C or I3C Basic interface access is allowed but bus is pulled high. PID signal is at static low or high level. This state is only applicable if Register 0x1A[4] = '0'. This state is the same as P3 state but load on all switch outputs regulators and LDO output regulators is 0A.

Table 2. High Level Finite State Description

15.8 Function Interrupt - PWR_GOOD and GSI_n Output Signals

This section defines the output functionality of GSI_n pin and PWR_GOOD pin.

When mask register bits are not set, the RTQ5132 asserts its GSI_n output and PWR_GOOD output signals as

shown in [Table 3](#page-33-0) when any event occurs. The table also highlights 9 events that cause RTQ5132 to generate internal VR Disable command. For other events that does not trigger internal VR Disable command, the RTQ5132 continues to operate as normal.

RTQ5132

⚫ The user is expected to read appropriate status registers to determine and isolate the cause of the GSI_n signal assertion or PWR_GOOD signal assertion. The user may attempt to clear or mask the appropriate corresponding interrupt event. The RTQ5132 keeps the GSI_n signal asserted or PWR_GOOD signal asserted until the appropriate corresponding registers are explicitly cleared or masked by the user. [Table 4](#page-34-0) and [Table 5](#page-35-0) show the RTQ5132's response of GSI_n signal and PWR_GOOD output signal for each event before and after user issues the Clear command. The [Table 4](#page-34-0) and [Table 5](#page-35-0) assume that all mask bits are either '0' or '1' for simplicity.

Table 4. RTQ5132 Response for Clear Command by Host (Part I)

[Table 5](#page-35-0) shows the RTQ5132's response of GSI_n signal and PWR_GOOD signal for each event before and after user issues the Clear command. The table assumes that all mask bits are '1'.

Table 5. RTQ5132 Response for Clear Command by Host (Part II)

RTQ5132

Note that when user masks any of the event in appropriate register, it only masks the assertion of GSI_n output signal or assertion of PWR_GOOD output signal. The RTQ5132 functional behavior remains the same as noted for each event other than assertion of GSI n output signal and assertion of PWR_GOOD output signal.

15.9 Power Good Signal

The PWR_GOOD output signal type can be configured as either output only or input and output through register Register 0x32[5]. By default, PWR_GOOD is an output signal. The PWR_GOOD signal can only be configured once, at power on, before issuing VR Enable command (either with VR_EN pin or on I²C/I3C Basic bus). The PWR_GOOD signal configuration applies to both secure mode or programmable mode of operation.

15.10 Power Good as Output Only Signal

When Register 0x32[5] = '0', the PWR GOOD signal type is output only; the input of PWR GOOD signal is ignored. The RTQ5132's PWR_GOOD pin indicates status of VIN_Bulk input supply and all output regulators (SWA, SWB, SWC, VLDO 1.8V, VLDO 1.0V). The RTQ5132 floats PWR_GOOD pin when VIN_Bulk input supply is valid and all enabled output regulator's (SWA, SWB, SWC, VLDO 1.8V, VLDO 1.0V) tolerances are maintained as configured in the appropriate register space. At first power-up, when input supply VIN Bulk is ramped up and stable, the RTQ5132 keeps PWR_GOOD pin asserted to low; however, the RTQ5132 updates corresponding status register. By default, the Register 0x32[5] = '0'. Once RTQ5132 receives VR Enable command (either with VR_EN pin or on $I^2C/13C$ Basic bus) from the user, the RTQ5132 enables all appropriate output regulators and updates corresponding status registers and enters into operating state called as "Regulation". At this point, RTQ5132 floats PWR_GOOD pin and the external board pull-up resistor pulls the pin high as other PMICs on different DIMM may be driving the PWR_GOOD pin low. Once the PWR_GOOD pin is pulled high (i.e no other PMIC is driving the PWR_GOOD pin low), the RTQ5132 remains in "Regulation" state.

Once the PWR_GOOD pin is high, if RTQ5132 detects any condition either on VIN_Bulk input supply or any of the output regulators (SWA, SWB, SWC, VLDO_1.8V, VLDO_1.0V) that causes the RTQ5132 to update it status registers to indicate the power status is not good, then RTQ5132 asserts PWR_GOOD pin low and keeps it asserted until the user explicitly takes a specific action corresponding to it. The RTQ5132 does not automatically let the PWR_GOOD pin float (i.e get High) even if the condition that triggered the RTQ5132 to assert the PWR_GOOD pin no longer exists. In other words, the RTQ5132's PWR_GOOD pin is latched and once latched, it must be explicitly addressed by the user.

15.11 PWR_GOOD as Input & Output Signal

When Register 0x32[5] = '1', the PWR_GOOD signal type is both input and output and is only applicable after user issues VR Enable command (either with VR EN pin or on $I^2C/13C$ Basic bus). Also note that simultaneous usage

of PWR_GOOD pin as IO and VR_EN pin is not allowed and considered an illegal configuration. In other words, if VR_EN pin is intended to be used to turn on and turn off output rails, the PWR_GOOD pin must be configured as output only. If PWR_GOOD pin is intended to be used as IO, the VR_EN pin must be connected to GND on the board.

The RTQ5132's PWR_GOOD pin indicates status of VIN_Bulk input supply and all output regulators (SWA, SWB, SWC, VLDO_1.8V, VLDO_1.0V). The RTQ5132 floats PWR_GOOD pin when VIN_Bulk input supply is valid and all enabled output regulator's (SWA, SWB, SWC, VLDO 1.8V, VLDO 1.0V) tolerances are maintained as configured in the appropriate register space.

At first power-up, when input supply VIN Bulk is ramped up and stable, the RTQ5132 keeps PWR_GOOD pin asserted to low; however, the PMIC updates corresponding status register. The user, prior to issuing VR Enable command on $1^2C/13C$ Basic bus, can configure the Register 0x32[5] = '1'. When user issues VR Enable command on $I²C/I3C$ Basic bus, the RTQ5132 turns on its output regulators and updates corresponding status registers and enters into operating state called "Regulation". At this point, the RTQ5132 floats PWR_GOOD pin and waits for external board pull-up resistor to pull the pin high as other PMICs on different DIMM may be driving the PWR_GOOD pin low. Once the PWR_GOOD pin is pulled high (i.e no other PMIC is driving the PWR_GOOD pin low), the RTQ5132 automatically enters into operating state called "Bulk Control Link Monitor".

Once the PWR_GOOD pin is high, if RTQ5132 detects any condition either on VIN_Bulk input supply or any of the output regulators (SWA, SWB, SWC, VLDO_1.8V, VLDO_1.0V) that causes the RTQ5132 to update it status registers to indicate the power status is not good, then RTQ5132 asserts PWR_GOOD pin low and keeps it asserted until the host explicitly takes a specific action corresponding to it. The RTQ5132 does not automatically let the PWR GOOD pin float (i.e get High) even if the condition that triggered the RTQ5132 to assert the PWR_GOOD pin no longer exists. In other words, the RTQ5132's PWR_GOOD pin is latched and once latched, it must be explicitly addressed by the user.

If RTQ5132 is operating in Secure mode of operation, RTQ5132 allows PWR_GOOD input signal to be low at any time. The host must keep the PWR_GOOD signal low for minimum tPWR_GOOD_Low_Pulse_Width to issue command to RTQ5132 to execute VR Disable. When RTQ5132 detects PWR_GOOD signal low, the RTQ5132 internally triggers VR Disable command and shuts off all output regulators (the RTQ5132 executes power-off sequence config0 (Register 0x58) to power-off sequence config2 (Register 0x5A); drives PWR_GOOD signal low and unlocks only Register 0x32[7]. The RTQ5132 preserves all register contents including the MTP error log registers and keeps all write protect registers locked except for the Register 0x32 [7]. As long as there is valid VIN_Bulk input supply, the RTQ5132 allows read access to all its configuration registers. The RTQ5132 allows write access to non-locked configuration registers and Register 0x32[7]. If user issues VR Enable command by I²C/I3C bus, the RTQ5132 executes Power-on sequence config 0 to Power-on sequence config 2 registers, floats PWR_GOOD output signal and re-locks Register 0x32[7].

If RTQ5132 is in Programmable mode of operation, RTQ5132 allows PWR_GOOD input signal low at any time. The user must keep the PWR_GOOD signal low for minimum tPWR_GOOD_Low_Pulse_Width to issue command to RTQ5132 to execute VR Disable. When RTQ5132 detects PWR_GOOD signal low, the RTQ5132 internally triggers VR Disable command and shuts off all output regulators (the RTQ5132 executes power-off sequence config0 (Register 0x58) to power-off sequence config2 (Register 0x5A); drives PWR_GOOD signal low. The RTQ5132 preserves all register contents including the MTP error log registers. As long as there is valid VIN_Bulk input supply, the RTQ5132 allows read and write access to all its configuration registers. The user can issue VR Enable command with VR_EN command on $I^2C/13C$ Basic bus (i.e. Register 0x32[7] = '1') again to turn on the RTQ5132's output regulator and RTQ5132 will execute Power On Config0 to Config2 registers and floats PWR_GOOD output signal.

15.12 Input Overvoltage Protection

An input overvoltage protection mechanism is implemented to limit the voltages to the RTQ5132. The RTQ5132 actively monitors the input voltage VIN_BULK rail.

When VIN BULK input goes above the threshold set in Register 0x1B[7].

When this event lasts longer than tInput OV GSI Assertion time (max. = 10 μ s), the RTQ5132 sets the Register 0x08[0] accordingly and drives GSI n output signal as shown in [Table 3](#page-33-0) at the same time. Note that at this point, the RTQ5132 does not assert PWR_GOOD output signal. The RTQ5132 allows access to all registers and continues to operate as normal. The user can clear the VIN_BULK input overvoltage status register by writing '1' to Register 0x10[0] appropriately or by writing '1' to global status clear Register 0x14[0]. If the input overvoltage condition is still present, then RTQ5132 will continue to assert GSI_n output signal and the status Register 0x08[0] will remain at '1'.

In programmable mode, if VIN_BULK input supply overvoltage condition persists greater than tInput OV VR Disable time (max. = $20\mu s$), then RTQ5132 internally generates VR Disable command and disables all of its switching output regulators and asserts PWR_GOOD signal. The output regulators stop switching once VR disable command is issued by the RTQ5132, and following the power-off sequence Config0 to Config3 to discharge the output voltage by an internal discharging resistor. The RTQ5132 keeps VLDO 1.8V and VLDO 1.0V LDO output regulators active. The RTQ5132 allows access to all registers. The user can query the PMIC register space to determine the cause of the PWR_GOOD signal assertion and GSI_n signal assertion. Once the user determines the cause, the user must first clear the VIN_BULK input overvoltage status register as well as any other relevant status registers individually or by writing '1' to global status clear Register 0x14[0] which de-asserts the GSI_n signal. If the input overvoltage condition is still present, then RTQ5132 will continue to assert GSI n output signal and the status Register 0x08[0] will remain at '1'. Once the status register is cleared and GSI_n output signal is de-asserted, the user may re-enable the RTQ5132's output switching regulator by issuing VR Enable command. The RTQ5132 enables output switching regulators and ensures PWR_GOOD signal is floated when all of its output regulators are normal and input overvoltage condition is no longer present.

In secure mode, if VIN_BULK input supply overvoltage condition persists greater than tInput_OV_VR_Disable time $(max = 20\mu s)$, then RTQ5132 internally generates VR Disable command and disables all of its switching output regulators by executing Power-off sequence configuration registers, asserts PWR_GOOD signal low and returns to configuration mode. The RTQ5132 keeps its VLDO 1.8V and VLDO 1.0V output regulators active.

Output Power Good Status (SWABC, LDO_1.8V, LDO_1.0V)

The RTQ5132 provides output power good indicators to determine that the output regulators have crossed the desired voltage tolerance from its nominal programmed setting. The nominal programmed setting for output regulator SWA, SWB and SWC is programmed in Register 0x21[7:1], Register 0x25[7:1] and Register 0x27[7:1] respectively. The RTQ5132 offers the PWR_GOOD condition to be set independently for low-side threshold and high-side threshold regarding to voltage regulators (SWA, SWB, and SWC). In addition, there are two LDO regulators: VLDO_1.8V and VLDO_1.0V in the RTQ5132.

There are four possibilities where RTQ5132 recognizes the output power good event for any output regulator.

(1) Output voltage goes below the threshold set in Register 0x21[0] for SWA or Register 0x25[0] for SWB or Register 0x27[0] for SWC.

(2) Output voltage goes above the threshold set in Register 0x22[7:6] for SWA or Register 0x26[7:6] for SWB or Register 0x28[7:6] for SWC.

(3) LDO output VLDO_1.8V goes below the threshold set in Register 0x1A[2].

(4) LDO output VLDO_1.0V goes below the threshold set in Register 0x1A[0].

When any of the above event lasts longer than Output PWR GOOD GSI Assertion time (max. $= 10\mu s$), then RTQ5132 sets the Register 0x08[5, 3:2] or Register 0x09[5] or Register 0x33[2] appropriately and drives PWR_GOOD and GSI_n output signal as shown in [Table 3](#page-33-0) at the same time. The RTQ5132 continues to operate but DDR5 DIMM functionality may not be guaranteed.

The user can query the register space to determine and identify the cause of the PWR_GOOD signal assertion and GSI_n signal assertion. Once the user determines the cause, the user may clear the appropriate status register individually or by writing '1' to global status clear Register 0x14[0] which de-asserts the GSI n signal and PWR_GOOD signal. If the output power not good condition is still present then RTQ5132 will continue to assert GSI n output signal and assert PWR_GOOD signal and the appropriate status Register 0x08[5; 3:2] or Register 0x09[5] or Register 0x33[2] will remain at '1'. If the output power not good condition persists, the user may set the appropriate mask register to remove GSI n or PWR_GOOD output signal as shown in [Table 4](#page-34-0) and [Table 5.](#page-35-0)

Output Overvoltage Protection (SWABC)

An output overvoltage protection mechanism is implemented to limit the voltages on the RTQ5132 output regulators. The RTQ5132 actively monitors the output voltage on each enabled regulator.

There are three possibilities where RTQ5132 recognizes the overvoltage event.

- (1) SWA output regulator goes above the threshold set in Register 0x22[5:4].
- (2) SWB output regulator goes above the threshold set in Register 0x26[5:4].
- (3) SWC output regulator goes above the threshold set in Register 0x28[5:4].

In programmable mode (i.e. Register 0x2F[2] = '1'), if any output overvoltage condition persists greater than tOutput OV VR Disable (max. $= 20$ us) time then RTQ5132 internally generates VR Disable command and disables all of its switching output regulators, sets Register 0x0A[7,5:4] appropriately, asserts PWR_GOOD and asserts GSI_n output signal. The RTQ5132 keeps its VLDO_1.8V and VLDO_1.0V output regulators active. The user may query the RTQ5132 register space to determine the cause of the PWR_GOOD signal assertion and GSI n signal assertion.

Once user determines the cause, the user must first clear the appropriate output overvoltage status register as well as any other relevant status registers individually or by writing '1' to global status clear Register 0x14[0] which triggers the GSI_n signal to be de-asserted. Once the status register is cleared and GSI_n output signal is deasserted, the user may re-enable the RTQ5132's output switching regulator by issuing VR Enable command.

The RTQ5132 enables output switching regulators and ensures PWR_GOOD signal is floated when all of its output regulators are normal.

In secure mode (i.e. Register $0x2F[2] = '0'$), if any output overvoltage condition persists greater than tOutput OV VR Disable (max. $= 20$ us) time then RTQ5132 internally generates VR Disable command and disables all of its switching output regulators, sets Register 0x0A[7,5:4] appropriately, asserts PWR_GOOD and asserts GSI_n output signal. The RTQ5132 keeps its VLDO_1.8V and VLDO_1.0V output regulators active.

15.13 Output Undervoltage & VIN_BULK Undervoltage Lockout Protection

An output undervoltage lockout protection mechanism is implemented to limit the voltages on the RTQ5132 output regulators. The RTQ5132 actively monitors the output voltage on each enabled regulator.

There are four possibilities where RTQ5132 recognizes the undervoltage lockout event.

(1) SWA output regulator goes below the threshold set in Register 0x22[3:2].

(2) SWB output regulator goes below the threshold set in Register 0x26[3:2].

(3) SWC output regulator goes below the threshold set in Register 0x28[3:2].

(4) VIN_BULK Input Voltage goes below 3.8V.

In programmable mode (i.e. Register 0x2F[2] = '1'), if any output undervoltage condition or VIN_Bulk input voltage condition as listed above persists greater than tOutput UV VR Disable (max. = $20\mu s$) time then RTQ5132 internally generates VR Disable command and disables all of its switching output regulators, sets Register 0x0B[3,1:0], Register 0x33[3] appropriately, asserts PWR_GOOD and asserts GSI_n output signal. The RTQ5132 keeps its VLDO_1.8V and VLDO_1.0V output regulators active.

The user may query the RTQ5132's register space to determine the cause of the PWR_GOOD signal assertion and GSI_n signal assertion. Once user determines the cause, the user must first clear the appropriate output undervoltage status register as well as any other relevant status registers individually or by writing '1' to global status clear Register 0x14[0] which triggers the GSI n signal to be de-asserted. Once the status register is cleared and GSI_n output signal is de-asserted, the user may re-enable the RTQ5132's output switching regulator by issuing VR Enable command assuming valid VIN_Bulk input voltage. The RTQ5132 enables output switching regulators and floats PWR_GOOD signal High when all of its output regulators are normal.

In secure mode (i.e. Register $0x2F[2] = '0'$), if any output undervoltage condition or VIN Bulk input voltage condition as listed above persists greater than tOutput UV VR Disable (max. = $20\mu s$) time then RTQ5132 internally generates VR Disable command and disables all of its switching output regulators, sets Register 0x0B[3,2:0], Register 0x33[3] appropriately, asserts PWR_GOOD and asserts GSI_n output signal. The RTQ5132 keeps its VLDO_1.8V and VLDO_1.0V output regulators active.

15.14 Output Current Limiter Warning Event

The RTQ5132 has output current limiter mechanism to limit the current on the output voltage regulators. The inductor current is actively monitored through low-side MOSFET during conduction. The voltage drop across phase node to PGND is compared with current-limit threshold, which is set in Register 0x20, and the valley point of inductor current is limited cycle-by-cycle. When output voltage regulators operate in current limit mode, the PWM on-time one-shot should wait inductor current discharging below current-limit threshold to trigger next on-time output even the output voltage has been below the reference feedback voltage. Hence, the output voltage starts dropping in current limit condition due to insufficient energy to output load. The output undervoltage event will occur after that if output voltage is lower than undervoltage threshold as describes in previous section. The protection mechanism of output current limit is shown in [Figure 11.](#page-42-0)

There are three possibilities where RTQ5132 recognizes the current limiter event.

(1) SWA output regulator current goes above the threshold set in Register 0x20 [7:6].

(2) SWB output regulator current goes above the threshold set in Register 0x20 [3:2].

(3) SWC output regulator current goes above the threshold set in Register 0x20 [1:0].

When any of the event lasts longer than tOutput Current Limiter time (max. $= 10 \mu s$) then RTQ5132 sets the Register 0x0B[7, 5:4] appropriately, drives GSI n output signal as shown in [Table 3](#page-33-0) at the same time. The RTQ5132 continues to operate as normal.

The user can query the register space to determine the cause of the GSI n signal assertion. Once user determine the cause, the user may clear the appropriate output current limiter status register as well as any other status registers individually or by writing '1' to global status clear Register 0x14[0] which de-asserts the GSI_n signal. If the output current limiter condition is still present, then RTQ5132 will continue to assert GSI n output signal and the appropriate status Register 0x0B[7, 5:4] will remain at '1'. If the output current limiter condition persists, the user can set the appropriate mask register to remove the GSI n output signal as shown in [Table 4](#page-34-0) and [Table 5.](#page-35-0)

Figure 11. Output Current Limiter Protection

15.15 Output High Current Consumption Warning Event

The RTQ5132 supports high output current consumption warning mechanism for each of its regulator output. Through sensing the voltage drop across low-side MOSFET during conduction, the inductor current can be detected. If enabled, the RTQ5132 actively monitors the average output current of the regulator.

There are three possibilities where RTQ5132 recognizes the high output current consumption.

(1) SWA output regulator average current goes above the threshold set in Register 0x1C[7:2].

(2) SWB output regulator average current goes above the threshold set in Register 0x1E[7:2].

(3) SWC output regulator average current goes above the threshold set in Register 0x1F[7:2].

When either event occurs, then RTQ5132 sets the Register 0x09[3, 1:0] appropriately, and drives GSI_n output signal as shown in [Table 3](#page-33-0) at the same time. The RTQ5132 continues to operate as normal.

The user can query the register space to determine the cause of the GSI_n signal assertion. Once the user determines the cause, the user can clear the appropriate output current consumption warning status register as well as any other status registers individually or by writing '1' to global status clear Register 0x14[0] which deasserts the GSI_n signal. If the output current consumption warning condition is still present then RTQ5132 will continue to assert GSI n output signal and the appropriate status Register 0x09[3, 1:0] will remain at '1'. If the output current consumption warning condition persists, the user can set the appropriate mask register to remove GSI_n output signal as shown in [Table 4](#page-34-0) and [Table 5.](#page-35-0)

15.16 PMIC High Temperature Warning and Critical Temperature Protection

The RTQ5132 provides a high temperature warning mechanism as well as critical temperature shutdown. An internal temperature sensor is placed near the heating MOSFET to detect the die temperature and protects RTQ5132 from over-heat operation. There are two registers associated with RTQ5132's die temperature: The high temperature warning threshold Register 0x1B[2:0] and shutdown temperature threshold Register 0x2E[2:0]. The value programmed in the shutdown temperature register must be equal or greater than value programmed in a warning threshold register.

If the die temperature goes above the threshold set in Register 0x1B[2:0] for a period longer than tHigh Temp_Warning time (max. $= 10$ us), the RTQ5132 sets the Register 0x09[7] and drives GSI_n output signal as shown in [Table 3](#page-33-0) at the same time.

The user can query the register space to determine the cause of the GSI n signal assertion. Once the user determines the cause, the user can clear the temperature warning status register as well as any other status registers individually or by writing '1' to global status clear Register 0x14[0] which de-asserts the GSI_n signal. If the high temperature warning condition is still present, then RTQ5132 will continue to assert GSI n output signal and the appropriate status Register 0x09[7] will remain at '1'. If the high temperature warning condition persists, the user can set the appropriate mask register to remove GSI n output signal as shown in [Table 4](#page-34-0) and [Table 5.](#page-35-0)

If the die temperature goes above the threshold set in Register 0x2E[2:0] for a period longer than tShut_Down_Temp time (max.=10us), the RTQ5132 internally generates VR Disable command and disables all of its switching output regulators, sets the code in Register 0x05[2:0], updates Register 0x08[6], and drives GSI_n and PWR_GOOD output signal as shown in [Table 3](#page-33-0) at the same time. The VLDO_1.8V and VLDO_1.0V output regulator keep active.

The user is expected to monitor the temperature status registers. When the temperature drops below the threshold, the user must re-start the RTQ5132 by going through the power cycle of the VIN_BULK input supply.

15.17 Packet Error Code (PEC) and Parity Error Event

There are two types of error checking done by the RTQ5132. Parity error checking and packet error checking. By default, the parity error checking is always enabled and packet error checking is disabled. The user may enable the packet error checking at any time. The parity error is checked for each byte in a packet except for the device select code byte from the user. The user sends parity error information in "T" bit.

I3C Basic defines S0, S1, S2, S3, S4, S5, S6 error detection for slave devices. Only S1 and S2 error detection is supported by the RTQ5132 for parity checking. All other errors are not supported and not applicable.

In I3C Basic mode, on RTQ5132's primary management interface, PEC function and parity function can be enabled. If enabled, when RTQ5132 detects either PEC error or parity error, the RTQ5132 sets the Register 0x0A[3:2] appropriately, drives GSI_n output signal as shown in [Table 3,](#page-33-0) continues to operate as normal, and allows access to all registers.

The user can query the register space to determine the cause of the GSI_n signal assertion. Once the user determines the cause, the user can clear the status register individually or by writing '1' to global status clear Register 0x14[0] which de-asserts the GSI n signal. No further action is needed by the user at this point.

15.18 RTQ5132 Output Regulator Control Topology

The RTQ5132 applies A²RCOT (Accurate Adaptive Ramp COT) to regulate the output voltage of VDD, VDDQ and VPP. The SWA and SWB can operate in either single phase mode or dual-phase mode. When operating as dualphase mode, the interleaving PWM control is applied to balance the output current.

Figure 12. A²RCOT Control Mechanism

[Figure 12](#page-44-0) illustrates a standard A²RCOT control Buck converter. In order to achieve good stability with low-ESR ceramic capacitors, A^2 RCOT generates an internal ramp by sensing V_{IN}, V_{FB} and PWM signal. The internal ramp is in phase with PWM signal and its magnitude is proportional to V_{IN} . Moreover, the average of V_{FB} can be well regulated at VREF which makes good output load and line regulation. This internal ramp signal replaces the ESR ramp normally provided by the output capacitor's ESR. The ramp signal and other internal compensations are optimized for low-ESR ceramic output capacitors.

However, making the on-time proportional to V_{OUT} and inversely proportional to V_{IN} is not sufficient to achieve good constant-frequency behavior for the following reasons. The voltage drops across MOSFET and inductor make equivalent conversion ratio to be smaller than ideal duty ratio. That is, the switching frequency is not fixed at different output load conditions. Frequency is increasing at higher loading and junction temperature as compared to smaller loading and junction temperature.

One way to reduce these effects is to measure the actual switching frequency and compare it to the desired range. The $A²RCOT$ uses the frequency locked loop, measuring the actual switching frequency and modifying the ontime with a feedback loop to make the average switching frequency in the desired range.

The RTQ5132 control algorithm is simple to understand as depicted in [Figure 13.](#page-45-0) The feedback voltage is compared to the reference voltage, VREF, with the accurate adaptive ramp $(A²R)$ added. When the feedback signal is less than the combined reference, the on-time one-shot is triggered as long as the minimum off-time one-shot is clear and the measured inductor current (through the synchronous rectifier) is below the current limit. The ontime one-shot turns on the high-side switch and the inductor current ramps up linearly. After the on-time, the highside switch is turned off and the synchronous rectifier is turned on and the inductor current ramps down linearly. At the same time, the minimum off-time one-shot is triggered to prevent another immediate on-time during the noisy switching time and allow the feedback voltage and current sense signals to settle. The minimum off-time is kept short so that rapidly-repeated on-times can raise the inductor current quickly when needed.

Figure 13. A²RCOT PWM Control Diagram

Regulator Operating Mode Selection

The RTQ5132 offers two kinds of PWM operation in the light load. One is diode emulation mode (DEM), and the other is forced continuous conduction mode (FCCM). The user can switch between DEM and FCCM by the Register 0x29[7:6], Register 0x2A[7:6] and Register 0x2A[3:2] in programmable mode or in the configuration state of FSM before issuing the VR_EN command. The details of the two operation modes are described below.

(1) DEM (Diode Emulation Mode)

In diode emulation mode, the RTQ5132 automatically reduces switching frequency at light load conditions to maintain high efficiency. The reduction of frequency is achieved smoothly. As the output current decreases from heavy load conditions, the inductor current is also reduced, and eventually comes to the point that its current valley touches zero, which is the boundary between continuous conduction and discontinuous conduction modes. To emulate the behavior of diodes, the low-side MOSFET allows only partial negative current to flow when the inductor free-wheeling current becomes negative. As the load current is further decreased, it takes longer and longer time to discharge the output capacitor to the level that requires the next "ON" cycle. Contrarily, when the output current increases from light load to heavy load, the switching frequency increases to the pre-set value as the inductor current reaches the continuous conduction. The transition load point between DEM and CCM operation is shown in [Figure 14](#page-46-0) and can be calculated as follows:

$$
I_{LOAD_BCM} = \frac{V_{IN} - V_{OUT}}{2L} \times t_{ON}
$$

, where tON is the on-time of high-side MOSFET.

Figure 14. Boundary Condition of DEM/CCM

The switching frequency in DEM can be calculated as follows:

$$
f_{SW} (I_{LOAD}) = \frac{2LI_{LOAD}}{V_{IN}t_{ON}^2 \left(\frac{V_{IN}}{V_{OUT}} - 1\right)}
$$

, where ILOAD is smaller than ILOAD_BCM.

As shown in the equation, switching frequency is a function of output load current, ILOAD, and it is proportional to ILOAD, which means it becomes higher at heavy load and reduces to almost zero at a very light load. Besides, inductor selection can also change the switching frequency in DEM. Choosing large inductance makes more switching loss as compared to small inductance. However, the core loss of inductor increases with larger inductor current ripple for a given inductor. That is, proper selection of inductor based on efficiency target is important.

Moreover, in order to achieve smooth transition from DEM to CCM or backward, during discontinuous switching, the on-time is immediately increased to add "hysteresis" to discourage the IC from switching back to continuous switching unless the load increases substantially. The RTQ5132 returns to continuous conduction as soon as an on-time is generated before the inductor current reaches zero. The on-time is reduced back to the length needed for presetting switching frequency and encouraging the circuit to remain in continuous conduction, preventing repetitive mode transitions between continuous switching and discontinuous switching.

(2) FCCM (Forced Continuous Conduction Mode)

Unlike diode emulation mode (DEM) that enables zero current detection (ZDC) to reject negative inductor current during low-side MOSFET turns on. The inductor current can be negative until next on-time is generated in FCCM. The switching frequency is fixed from no load to full load. Therefore, benefits like better transient response from light load to heavy load and smaller EMI/EMC come along with FCCM. Nevertheless, poor efficiency in light load is a tradeoff.

Analog-to-Digital Converter (ADC)

The RTQ5132 supports analog to digital converter (ADC) to monitor input supply voltages VIN as well as output voltage regulator voltage (SWA, SWB, SWC, VLDO_1.8V and VLDO_1.0V). The Register 0x30[7:3] allows to enable the ADC and select the desire input supply voltage or output supply voltage. The Register 0x31[7:0] provides the actual voltage measurement. The accuracy of the voltage measurement is as follows:

Table 6. RTQ5132 ADC Accuracy Table

RICHTEK

The RTQ5132 also monitors output voltage regulator current or power (SWA, SWB and SWC) and updates Register 0x0C[7:0] for SWA, Register 0x0E[5:0] for SWB and Register 0x0F[5:0] for SWC. The Register 0x1B[6] allows user to select whether RTQ5132 should report current measurements or power measurements. The current or power measurement reported in these registers are an average measurement over time period defined in Register 0x30[1:0]. If Register 0x1B[6] = '1', the Register 0x1A [1] allows user to select whether RTQ5132 should report individual rail power or total power in Register 0x0C[7:0]. The register update frequency of this register is configured in Register 0x30[1:0]. The accuracy of the current (>0.5A) or corresponding power measurement is \pm 3 LSB or \pm 6 LSB respectively. The accuracy of the current measurement $(<0.5A$) is ± 4 LSB or corresponding power measurement is ± 7 LSB respectively.

If Register $0x1A[1] = '1'$, the accuracy of total power reported in Register $0x0C = \pm 12$ LSB

Besides, the RTQ5132 die temperature is also monitored and converted to ADC value, the temperature is reported in Register 0x33[7:5]. The ADC for temperature automatically works as die temperature is higher than 85°C.

15.19 PMIC Address ID (PID)

The RTQ5132 has PID input pin which allows assigning up to three different unique ID for I²C and I3C Basic protocol.

At first power on, when VIN_BULK input is applied, the RTQ5132 automatically senses its ID as shown in Table [8.](#page-48-0)

Table 8. PMIC ID

Error Injection

The RTQ5132 offers error injection capability for the purpose of debug, test and validation at various stages as well as to isolate and map out faulty PMIC in memory subsystem for normal application environment. There are two conditions for error injection test.

(1) Error Injection Function Usage prior to VR Enable:

Prior to VR Enable command, the Error injection function can be invoked by setting error injection enable bit Register 0x35[7] = '1' during the configuration state. If any of either VIN_BULK UV/OV or SWx OV/UV or Critical Temp Shutdown error is injected prior to VR Enable command, the RTQ5132 will not execute power-on sequence and will not enable output regulators when receiving VR Enable command. The RTQ5132 will not update error log registers (Register 0x04 to Register 0x06). The RTQ5132 enters in secure mode if Register 0x2F[2] = '0' and programmable mode if Register 0x2F[2] = '1'.

(2) Error Injection Function Usage after VR Enable:

After RTQ5132 output regulators are enabled with VR Enable command and RTQ5132 is in programmable mode, the error injection function can be invoked by setting error injection enable bit Register 0x35[7] = '1'. If any of either VIN_BULK UV/OV or SWx OV/UV or Critical Temp Shutdown error is injected, the RTQ5132 executes power-off sequence to disable output regulators and updates the error log registers (Register 0x04 to Register 0x06) as well as status registers accordingly.

To exit error injection mode of operation, the RTQ5132 requires power cycle of VIN_BULK input supply.

16 Application Information

[\(Note 6\)](#page-59-0)

16.1 Inductor Selection

Selecting an inductor involves specifying its inductance and also its required peak current. The exact inductor value is generally flexible and is ultimately chosen to obtain the best mix of cost, physical size, and circuit efficiency. Lower inductor values benefit from reduced size and cost and they can improve the circuit's transient response; however, they increase the inductor ripple current and output voltage ripple, and reduce the efficiency due to the resulting higher peak currents. Conversely, higher inductor values increase efficiency, but the inductor will either be physically larger or have higher resistance since more turns of wire are required. Also, transient response will be slower since more time is required to change current (up or down) in the inductor. A good compromise between size, efficiency, and transient response is to use a ripple current (ΔI_L) about 20-50% of the desired full output load current. Calculate the approximate inductor value by selecting the input and output voltages, the switching frequency (fsw), the maximum output current (I OUT(MAX)) and estimating a ΔI L as some percentage of that current.

$$
L = \frac{V_{\text{OUT}} \times (V_{\text{IN}} - V_{\text{OUT}})}{V_{\text{IN}} \times f_{\text{SW}} \times \Delta I_{L}}
$$

Once an inductor value is chosen, the ripple current (ΔL) is calculated to determine the required peak inductor current.

$$
\Delta I_L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times L} \quad \text{and} \quad I_{L(PEAK)} = I_{OUT(MAX)} + \frac{\Delta I_L}{2}
$$

To guarantee the required output current, the inductor needs a saturation current rating and a thermal rating that exceeds IL(PEAK). These are minimum requirements. To maintain control of inductor current in overload and shortcircuit conditions, some applications may desire current ratings up to the current-limit value. However, the IC's output undervoltage shutdown feature makes this unnecessary for most applications.

For best efficiency, choose an inductor with a low DC resistance that meets the cost and size requirements. For low inductor core losses, some types of shielded ferrite core are usually better. Although they are possibly larger or more expensive, they will probably give fewer EMI and other noise problems.

Since DDR5 on DIMM has layout space limitation to power management IC on DIMM as well as the surrounding components like inductors and input/output capacitors, a standard inductor mechanical specification is defined in [Table 9](#page-50-0) and [Table 10.](#page-50-1) Moreover, the electrical specification of inductor is also defined in [Table 11](#page-50-2) and [Table 12.](#page-50-3) The electrical specifications include inductance, maximum DCR, maximum ACR and the minimum inductance requirement after de-rating at a specified operating current. The DIMM vendors can select an inductor based on the [Table 11](#page-50-2) and [Table 12.](#page-50-3) Because the inductor size is fixed, the tradeoff between efficiency and transient response is the main concern on selection. Generally, the inductance for SWA, and SWB, which are 1.1V output rails, is recommended to choose between 0.47μ H and 0.68μ H. The transient performance with L = 0.47μ H is better than that with $L = 0.68\mu$ H. However, the efficiency performance with $L = 0.68\mu$ H is better than that with $L = 0.47\mu$ H. On the other hand, the output rail with VOUT = 1.8V, which is SWC or VPP rail, is suggested to apply inductance between 1μ H to 1.5μ H.

Table 9. SWA an SWB Inductor Mechanical Specifications

Table 10. SWC Inductor Mechanical Specifications

Table 11. SWA and SWB Inductor Electrical Specifications

Table 12. SWC Inductor Electrical Specifications

16.2 Output Cap. Selection

The Buck output regulators of RTQ5132 are optimized for ceramic output capacitors, and the best performance will be obtained by using them. The total output capacitance value is usually determined by the desired output voltage ripple level and transient response requirements for sag (undershoot on positive load steps) and soar (overshoot on negative load steps).

Output ripple at the switching frequency is caused by the inductor current ripple and its effect on the output capacitor's ESR, ESL and stored charge. These three ripple components are called ESR ripple, ESL ripple, and capacitive ripple. Since ceramic capacitors have extremely low ESR, ESL and relatively little capacitance, all these components should be considered if ripple is critical. The decomposition of output ripple is shown in [Figure 15.](#page-51-0) The formulas to describe each component are listed below.

 $V_{\text{RIPPLE}} = V_{\text{RIPPLE(ESR)}} + V_{\text{RIPPLE(ESL)}} + V_{\text{RIPPLE(C)}}$

 $V_{\text{RIPPI F(FSR)}} = \Delta I_1 \times R_{\text{FSR}}$

$$
V_{\text{RIPPLE(ESL)}} = \frac{d}{dt} I_{\text{L}} \times ESL
$$

$$
V_{\text{RIPPLE(C)}} = \frac{\Delta I_{\text{L}}}{8 \times C_{\text{OLIT}} \times f_{\text{SV}}}
$$

RIPPLE(C) = $\frac{\Delta I_L}{8 \times C_{\text{OUT}} \times f_{\text{SW}}}$

Figure 15. Output Ripple Decomposition

In addition to voltage ripple at the switching frequency, the output capacitor and its ESR also affect the voltage sag (undershoot) and soar (overshoot) when the load steps up and down abruptly. The A^2 RCOT transient response is very quick and output transients are usually small. However, the combination of small ceramic output capacitors (with little capacitance), low output voltages (with little stored charge in the output capacitors), and low duty cycle applications (which require high inductance to get reasonable ripple currents with high input voltages) increases the size of voltage variations in response to very quick load changes. Typically, load changes occur slowly with respect to the IC's switching frequency. But some modern digital loads can exhibit nearly instantaneous load changes and the following section shows how to calculate the worst-case voltage swings in response to very fast load steps.

The amplitude of the capacitive sag is a function of the load step, the output capacitor value, the inductor value, the input-to-output voltage differential, and the maximum duty cycle. The maximum duty cycle during a fast transient is a function of the on-time and the minimum off-time since the A^2 RCOT control scheme will ramp the current using on-times spaced apart with minimum off-times, which is as fast as allowed. The behavior diagram of

52

output voltage drop is depicted as [Figure 16.](#page-52-0) Calculate the approximate on-time (neglecting parasitic) and

maximum duty cycle for a given input and output voltage as:
\n
$$
t_{ON} = \frac{V_{OUT}}{V_{IN} \times f_{SW}}
$$
, and $D_{MAX} = \frac{t_{ON}}{t_{ON} + t_{OFF(MIN)}}$

The actual on-time will be slightly longer as the IC compensates for voltage drops in the circuit, but it can be neglected both of these since the on-time increase compensates for the voltage losses. Calculate the output voltage sag as:

Figure 16. Output Voltage Drop (VSAG) Estimation as Output Load Current Step Up

The amplitude of the capacitive soar is a function of the load step, the output capacitor value, the inductor value and the output voltage:

Figure 17. Output Voltage Soar (Vsoar) Estimation as Output Load Current Step Down

RICHTEK

Most applications never experience instantaneous full load steps and the RTQ5132's high switching frequency and fast transient response can easily control voltage regulation at all times. Therefore, sag and soar are seldom an issue except in very low-voltage CPU core or DDR memory supply applications, particularly for devices with high clock frequencies and quick changes into and out of sleep modes. In such applications, simply increasing the amount of ceramic output capacitor (sag and soar are directly proportional to capacitance) or adding extra bulk capacitance can easily eliminate any excessive voltage transients.

In any application with large quick transients, it should calculate soar and sag to make sure that overvoltage protection and undervoltage protection will not be triggered.

In addition, the recommended dielectric type of the capacitor is X7R which has the best performance among temperature and DC and AC bias voltage variations. The variation of the capacitance value with temperature, DC bias voltage and switching frequency needs to be taken into consideration. For example, the capacitance value of a capacitor decreases as the DC bias across the capacitor increases. Be careful to consider the voltage coefficient of ceramic capacitors when choosing the value and case size. Most ceramic capacitors lose 50% or more of their rated value when used near their rated voltage.

A standard output capacitors' electrical specification is defined in [Table 13.](#page-53-0) The electrical specifications include capacitance, rated voltage and the size code in inch. The DIMM vendors should select the capacitors based on the [Table 13.](#page-53-0)

Table 13. Output Capacitor Electrical Specifications

*Note that capacitors CDISTA, CDISTB, and CDISTC represent the lump sum of distributed capacitance across the entire DIMM.

16.3 Input Cap. Selection

A buck converter generates a pulsating ripple current with high di/dt at the input. Without input capacitors, ripple current is supplied by the upper power source. Printed circuit board (PCB) resistance and inductance cause highvoltage ripple that disrupts electronic devices. The circulating ripple current results in increased conducted and radiated EMI. Input capacitors provide a short bypass path for ripple current and stabilize bus voltage during a transient event.

The capacitor voltage rating should meet reliability and safety requirements. Generally, selecting an input capacitor with voltage rating 1.5 times greater than the maximum input voltage is a conservatively safe design. Among the different types of capacitors, the multilayer ceramic capacitor (MLCC) is particularly good regarding allowable ripple current due to low ESR and ESL. Following equation is used to estimate the required effective capacitance that will meet the ripple requirement.

$$
C_{IN} \geq \frac{I_{OUT} \times D \times (1-D)}{\Delta V_{IN_PP} \times f_{SW}}
$$

where D is calculated as below:

$$
D = \frac{V_O}{V_{IN} \times \eta}
$$

Besides the ripple-voltage requirement, the ceramic capacitors should meet the thermal stress requirement as well. The input capacitor is used to supply the input RMS current, which can be approximately calculated using the following equation:

$$
I_{RMS} = \sqrt{\frac{V_{OUT}}{V_{IN}} \times \left[(1 - \frac{V_{OUT}}{V_{IN}}) \times I_{OUT}^2 + \frac{\Delta I_L^2}{12} \right]}
$$

Note that ripple current ratings from capacitor manufacturers are often based on only 2000 hours of life which makes it advisable to further de-rate the capacitor, or choose a capacitor rated at a higher temperature than required.

Besides, since the ESL of ceramic capacitors plays a significant role on voltage spike at input and phase node, it is desirable to add a small capacitor with low ESL near VIN pin.

 $\frac{5}{2} \times \frac{1}{10}$
 $\frac{5}{2} \times \frac{5}{10}$
 $\frac{5}{2} \times \frac{5}{10}$
 $\frac{5}{2} \times \frac{5}{10}$
 $\frac{5}{2} \times \frac{5}{10}$
 $\frac{5}{2} \times \$ While the MLCC is excellent regarding allowable ripple current, it is well-known regarding effective capacitance that is necessary to meet transient response requirements. There can be two VIN spikes during the transient: the first spike is related to the ESR; and the second spike is caused by the difference between the buck-converter input current (iIN_B) and the bus-converter output current (iPS) as depicted in [Figure 18.](#page-55-0) Both spikes should be lower than the VIN undershoot or overshoot requirement (VIN_tran). First, since the MLCCs have very small ESR, the component of ESR drop can almost be ignored. The second spike is related to the response of the bus converter. The converter output-current rise time during a transient event, TR_PS, can be approximated by the following equation:

$$
T_{R_PS} \cong \frac{0.35}{f_{BW_PS}}
$$

, where faw ps is the control loop bandwidth of Buck converter.

The equivalent capacitance of the input capacitors should be greater than that calculated with following equation:

$$
C_{IN} \geq \frac{\frac{1}{2} \times I_{Step} \times D_{max} \times T_{R_PS}}{V_{IN_Tran}}
$$

Figure 18. VIN Transient Current Diagram

Either VIN ripple (AVIN_PP) or Vin transient ripple (VIN_Tran) should meet the design requirements. For RTQ5132, the input voltage should be always higher than VIN_UVLO threshold to confirm the PMIC's functionality. Moreover, it should be noticed that many de-rating factors, including VIN dc voltage, ac voltage and operating temperature, make equivalent capacitance smaller than the capacitance without bias.

The standard electrical specifications for input capacitors are outlined in [Table 14.](#page-55-1) These specifications include capacitance, rated voltage, and the size code in inches. DIMM vendors can choose the input capacitors based on [Table 14.](#page-55-1)

Table 14. Input Capacitor Electrical Specifications

16.4 Bootstrap Circuit

The bootstrap circuit is useful in a high-voltage gate driver and operates as follows. When the SW node goes below the IC supply voltage Vcc (VDD) or is pulled down to ground (the low-side MOSFET is turned on and the high-side MOSFET is turned off), the bootstrap capacitor, CBOOT, charges through the bootstrap resistor, RBOOT, and bootstrap diode, DBOOT, from the VCC power supply, as shown in [Figure 19.](#page-56-0) On the other hand, the voltage across VBOOT and SW can supply gate charge to high-side MOSFET when low-side MOSFET is turned off and SW node goes to a higher voltage, VOUT. In the meantime, the bootstrap diode reverses bias and blocks the rail voltage from the IC supply voltage, Vcc.

Figure 19. Bootstrap Power Supply Circuit

There are some design considerations for a bootstrap circuit. First, the selection of bootstrap capacitor (CBOOT) is based on the maximum voltage drop across CBOOT to guarantee the high-side MOSFET has enough charge to turn on periodically. The maximum allowable voltage drop $(\Delta VBOOT)$ depends on the minimum gate drive voltage (for the high-side MOSFET) to maintain. If VGSMIN is the minimum gate-source voltage, the capacitor drop must be:

$$
\Delta V_{\text{BOOT}} = V_{\text{CC}} - V_{\text{F}} - V_{\text{GSMIN}}
$$

where Vcc is the supply voltage of gate driver, and VF is the forward voltage drop of bootstrap diode.

Therefore, the value of bootstrap capacitor is calculated as:

$$
C_{\text{BOOT}} = \frac{Q_{\text{Total}}}{\Delta V_{\text{BOOT}}}
$$

where Q_{Total} is the total amount of the charge required for driving the high-side MOSFET and some leakage charge in the chip.

Second, when the external bootstrap resistor is used, the resistance, RBOOT, introduces an additional voltage drop:

$$
V_{\text{RBOOT}} = \frac{Q_{\text{Total}}}{t_{\text{Change}}} \times R_{\text{BOOT}}
$$

where t_{Charge} is the bootstrap charging time (the low-side MOSFET turn-on time).

The power dissipation on RBOOT should be considered when choosing the package size of resistor. When estimating the maximum allowable voltage drop, the value of voltage drop of bootstrap resistor should be taken into account.

For example, assume Vcc = 5V, VF = 0.7V, RBOOT = 1Ω , VGSMIN = 2.5V and QTotal = 5nC. The Δ VBOOT can be calculated as 1.8V. The estimated CBOOT is 2.8nF. Generally, the ΔV BOOT is not suggested to be too large and also need to consider the additional voltage drop on RBOOT. Moreover, the de-rating factors, including VIN dc voltage, ac voltage and operating temperature, makeor example, assume Vcc = 5V, VF = 0.7V, RBOOT = 1Ω , VGSMIN = 2.5V and QTotal = 5nC. The $\triangle V$ BOOT can be calculated as 1.8V. The estimated CBOOT is 2.8nF. Generally, the AVBOOT is not suggested to be too large and also need to consider the additional voltage drop on RBOOT. Moreover, the de-rating factors, including VIN dc voltage, ac voltage and operating temperature, make equivalent capacitance be smaller. The common selection value of CBOOT is 100nF \sim 220nF, that makes the ΔV BOOT to be 50mV and 25mV separately. If choosing the bias capacitor with 0201 package and 6.3V voltage rating, the derating factor is about 0.5. Therefore, the ΔV_{BOOT} increases to 100mV and 50mV. In addition, the voltage drop on RBOOT = 1Ω is 25mV as tcharge is 200nsec. Adding the RBOOT can reduce the EMI noise as well as voltage spike on phase node. However, the additional power loss will reduce the system efficiency.

16.5 VLDO_1.8V and VLDO_1.0V Decoupling Capacitor

The RTQ5132 integrates two LDO regulators: VLDO_1.8V and VLDO_1.0V. Both the VLDO_1.8V and VLDO_1.0V LDOs are powered by VIN and supply power to system devices such as SPD/HUB and CK on the DIMM. Each of them requires a decoupling capacitor to be placed near the output pin, with a minimum equivalent capacitance of at least 2.2μ F. In many applications, a 4.7μ F/6.3V/X5R/0402 capacitor is recommended. When selecting the capacitor's package size and voltage rating, it is important to consider the de-rating coefficient based on voltage and temperature to account for the equivalent capacitance under actual operating conditions.

16.6 Thermal Consideration

The junction temperature should never exceed the absolute maximum junction temperature $T_{J(MAX)}$, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

$PD(MAX) = (TJ(MAX) - TA)/\theta JA$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-toambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance, θ JA, is highly package dependent. For a WQFN-28L 3x4 (FC) package, the thermal resistance, θ JA, is 41°C/W on high effective-thermal-conductivity four-layer test board. The maximum power dissipation at $TA = 25^{\circ}C$ can be calculated as below:

 $PDMAX = (125^{\circ}C - 25^{\circ}C)/(41^{\circ}C/W) = 2.43W$ for a WQFN-28L 3x4 (FC) package.

The maximum power dissipation depends on the operating ambient temperature for the fixed TJ(MAX) and the thermal resistance, θ JA. The derating curves in [Figure 20](#page-58-0) allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.

Figure 20. Derating Curve of Maximum Power Dissipation

16.7 Layout Consideration

Layout is crucial in high-frequency switching converter design. If designed improperly, the PCB can radiate excessive noise and contribute to converter instability. The following points must be considered before starting a layout for the RTQ5132[. Figure 21](#page-59-1) and [Figure 22](#page-59-2) show the recommended layout guide for reference. In [Figure 21,](#page-59-1) the top layer layout of the RTQ5132's EVB is demonstrated. Note that the components' sizes are considered and depicted in their actual relative sizes. In [Figure 22,](#page-59-2) the bottom layer layout of the RTQ5132's EVB is demonstrated. Due to PMIC layout area limitations on the DIMM, the input caps and output caps are placed on this layer. Furthermore, the input caps have been divided into two parts: a small decoupling capacitor with a smaller package size and capacitance is mounted under one side of the VIN pin for each rail, and two bulk capacitors are placed directly beneath the VIN pin on the other side for each rail. The placement of the small decoupling capacitor helps filter out high-frequency voltage spikes, reducing phase ringing on the phase pin. The bulk capacitors provide prompt energy during output load transients. It is essential to keep noisy signals, such as the switching node and output caps' vias, away from sensitive areas. Below are the key considerations for the RTQ5132's EVB layout.

- ⚫ Make the traces for high current paths as short and wide as possible to minimize resistance and inductance.
- ⚫ Place the input capacitors as close to the device pins (VINA, VINB, and VINC) as possible to improve filtering and reduce noise.
- ⚫ The SW node experiences high-frequency voltage swings, so keep it confined to a small area. Also, keep sensitive components away from the SW node to prevent noise coupling.
- ⚫ Connect the PGND pin to a robust ground plane for effective heat sinking and noise suppression. For enhanced thermal dissipation, it is advisable to add thermal vias near the PGND pin to link different layers.
- ⚫ It is recommended to connect the ground of VIN to AGND and then to the PGND layer through a single via to maintain signal integrity.
- ⚫ Position decoupling capacitors as close to the device pins (VIN and AGND) as possible for optimal noise suppression.
- ⚫ Differential route the feedback traces for each rail and ensure they are distanced from noisy signals on the EVB to avoid interference.
- The NC (No Connection) pins at the four corners are recommended to be connected to PGND for better heat dissipation.
- ⚫ For the dual-phase applications, it is necessary to place the output capacitors (COUTA and COUTB) as close as possible to each other, and position the sense feedback node of SWA_FB_P at the center between VDD and VDDQ.

Figure 21. RTQ5132 Layout Guide (Top Layer)

Figure 22. RTQ5132 Layout Guide (Bottom Layer)

Note 6. The information provided in this section is for reference only. The customer is solely responsible for the designing, validating, and testing your product incorporating Richtek's product and ensure such product meets applicable standards and any safety, security, or other requirements.

17 Functional Register Description

Register Attribute Definition

Register Map Breakdown

17.1 Register Memory Protection

The PMIC DIMM vendors registers (0x40 - 0x6F) are password protected registers. Both Read and Write access to DIMM vendor registers are blocked unless it is unlocked by providing the correct password. The default password for DIMM vendor registers is (Register $0x37 = 0x73$) and (Register $0x38 = 0x94$). The PMIC offers DIMM vendors to select their own password for DIMM vendor registers.

17.2 Steps to Access DIMM Vendor Region Registers

The steps to access the DIMM vendor registers are as following:

- 1. Write to "Register 0x37" = 8 bit password LSB code.
- 2. Write to "Register 0x38" = 8 bit password MSB code.
- 3. Write to "Register 0x39" = 0x40.
- 4. Perform Read operations to DIMM vendor registers as desired.
- 5. Write to "Register 0x39" = 0x00 (Lock).

17.3 Steps to Change DIMM Vendor Region Password

By default, the DIMM vendor region register password is 0x9473. The steps to change the password from default

password are as following:

- 1. Write to "Register 0x37" = 0x73. (default)
- 2. Write to "Register 0x38" = 0x94. (default)
- 3. Write to "Register 0x39" = 0x40.
- 4. Write to "Register 0x37" = New 8 bit password LSB code as desired by DIMM vendor.
- 5. Write to "Register 0x38" = New 8 bit password MSB code as desired by DIMM vendor.
- 6. Write to "Register 0x39" = 0x80.
- 7. Wait 200ms.
- 8. Write to "Register 0x39" = 0x00 (Lock).

9. Power cycle the PMIC. Remove VIN_BULK supply from the PMIC. The new password is in effect after the power cycle.

To change the password again from this point on, repeat steps 1 to 8 but note that in steps 1 and 2 current password is required.

17.4 Steps to Burn or Program DIMM Vendor Region Registers

The steps to burn or to program the DIMM vendor registers are as following:

- 1. Write to "Register 0x37" = 8 bit password LSB code.
- 2. Write to "Register 0x38" = 8 bit password MSB code.
- 3. Write to "Register 0x39" = 0x40.
- 4. Programming DIMM vendor registers are done at block level.

Block 40 addresses: 0x40 - 0x4F;

Block 50 addresses: 0x50 - 0x5F;

Block 60 addresses: 0x60 - 0x6F.

Perform write operation to each block as desired.

5. Burn each block one at a time:

Block 40 addresses: Write "Register 0x39" = 0x81.

Block 50 addresses: Write "Register 0x39" = 0x82.

Block 60 addresses: Write Register 0x39" = 0x85.

- 6. Wait time 200ms.
- 7. To check if programming is complete:

Perform read from "Register 0x39". The code 0x5A indicates it is complete. It takes 200ms per page to program.

8. To verify if programming is done correctly:

Perform read operation from appropriate block addresses.

9. Write to "Register 0x39" = 0x00. (Lock)

RTQ5132

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation DSQ5132-07 July 2024 www.richtek.com

RICHTEK

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation www.richtek.com DSQ5132-07 July 2024

RICHTEK

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation www.richtek.com DSQ5132-07 July 2024

RTQ5132

B-5 Host Region Registers

Table 17. Reserved 0x01

Table 18. Reserved 0x02

Table 19. Reserved 0x03

Table 21. PG-on-Reset ERR Log

 \mathbf{r}

Table 22. UVLO/OV ERR Log

Table 23. Reserved 0x07

Table 29. Reserved 0x0D

Table 30. SWB Current and Power Measurement

RTQ5132

Table 32. Clear Status Bits_0

77

Table 35. Clear Status Bits_3

Table 36. Clear Status Bits_4

Table 37. Mask Status_0

Table 41. Mask Status_4

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation

Table 44. SWA High Current Warning Threshold

Table 45. Reserved 0x1D

Table 46. SWB High Current Warning Threshold

Table 47. SWC High Current Warning Threshold

Table 49. SWA Voltage Setting

Table 51. Reserved 0x23

Table 52. Reserved 0x24

Table 53. SWB Voltage Setting

Table 54. SWB Threshold & Soft-stop Time

٦

Table 55. SWC Voltage Setting

Table 56. SWC Threshold & Soft-stop Time

Table 57. FSW & Mode_1

Table 58. FSW & Mode_2

Table 60. Soft-start Time_1

 \mathbf{r}

Table 61. Soft-start Time_2

Table 62. OTP Threshold

Table 65. ADC Read

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation

Table 67. PMIC Status_4

Table 70. Reserved 0x36

Table 71. DIMM Vendor Region Password Lower Byte

Table 73. DIMM Vendor Password Control

Address: 0x39 **Description:** DIMM Vendor Password Control

Table 75. Revision ID

r

RTQ5132

Table 76. Vendor ID Byte 0

Table 77. Vendor ID Byte 1

Table 79. Reserved 0x3F

DIMM Vendor Region Registers

Table 80. Power-On Sequence Configuration 0

Address: 0x41

 7 RWPE

6 | RWPE

4 RWPE

3 RWPE

2:0 | RWPE | 001

1 = Enable Switch Node C Output Regulator

Idle time after Power-On Sequence Config1

 $000 = 0$ ms $001 = 2ms$ $010 = 4ms$ $011 = 6$ ms $100 = 8$ ms $101 = 10ms$ $110 = 12ms$ $111 = 24ms$

0x41 [2:0]: POWER_ON_SEQUENCE_CONFIG1_IDLE

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation

RTQ5132

Table 83. Reserved 0x43

Table 84. Reserved 0x44

Table 85. DIMM SWA Voltage Setting

RTQ5132GQWF-XX2: 0x45[7:1] = 0111011 for LPCAMM2 SWA_VOLTAGE_SETTING = 1.05V

Table 86. DIMM SWA Threshold & Soft-stop Time

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation

Table 87. Reserved 0x47

Table 88. Reserved 0x48

Table 89. DIMM SWB Voltage Setting

Table 91. DIMM SWC Voltage Setting

Table 93. DIMM FSW & Mode_1

Table 94. DIMM FSW & Mode_2

Table 95. Reserved 0x4F

RTQ5132GQWF-X2X: 0x4F[0] = 1; RTQ5132GQWF-X1X: R4F[0] = 0

 \mathbf{r}

Ĭ

Table 96. DIMM OC Threshold

Table 97. DIMM Buck & LDO Output Voltage Range

٦

Table 98. Reserved 0x52-0x57

Table 99. Power-Off Sequence Configuration 0

Table 102. Reserved 0x5B

Table 103. Reserved 0x5C

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation

Table 101. Power-Off Sequence Configuration 2

Table 104. DIMM Soft-start Time_1

Table 105. DIMM Soft-start Time_1

17.5 Recommended Component Selection for Typical Application Circuit

Suggested Component for SWA and SWB

Suggested Component for SWC

Suggested Component for VLDO_1.8V and VLDO_1.0V

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation

18 Outline Dimension

W-Type 28L QFN 3x4 (FC) Package

19 Footprint Information

RICHTEK

20 Packing Information

20.1 Tape and Reel Data

C, D, and K are determined by component size. The clearance between the components and the cavity is as follows: - For 12mm carrier tape: 0.5mm max.

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation www.richtek.com **DSQ5132-07** July 2024

20.2 Tape and Reel Packing

20.3 Packing Material Anti-ESD Property

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and
reliable. However, no responsibility is assumed by Richte may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation

RTQ5132

21 Datasheet Revision History

