

# 36V, $2\mu A$ IQ, Peak 200mA, Low Dropout Voltage Linear Regulator

## 1 General Description

The RTQ2569R is a high input voltage (36V), low quiescent current ( $2\mu$ A), low-dropout linear regulator (LDO) capable of sourcing peak 200mA. The device supports high input voltage with few component makes it easy to use.

The high input voltage, low dropout voltage, ultra-low quiescent current, and miniaturized package as low as  $2\mu A$ , the RTQ2569R is ideally suited for automotive and other battery operated system.

The RTQ2569R retains all of the features that are common to low-dropout, short circuit protection and thermal operation.

The RTQ2569R has 36V maximum operating voltage limit –40°C to 125°C operating temperature range.


The RTQ2569R is available in WDFN-8L 3x3 package.

## 2 Applications


- Automotive
- · Always On Power
- Portable, Battery Powered Equipments
- Extra Low Voltage Microcontrollers
- Notebook Computers
- E-Meters
- Handset Peripherals

### 3 Features

- AEC-Q100 Grade 1 Qualified
- Ultra Low Quiescent Current 2μA (typ.)
- ±2% Output Accuracy
- 100mA Continuous Output Current
- Operating Input Voltage: 3.5V to 36V
- Low dropout voltage: 200mV at 10mA
- Fixed Output Voltage: 2.5V to 12V with 0.1V Per Step
- Current-limit Protection
- Over-Temperature Protection




# **4 Simplified Application Circuit**





# **5 Ordering Information**



#### Note 1.

Richtek products Richtek Green Policy compliant and marked with (1) indicates compatible with the current requirements of IPC/JEDEC J-STD-020.

## **6 Marking Information**

marking information, contact sales representative directly or through a Richtek distributor located in your area.




# **Table of Contents**

1	Gene	ral Description1		15.3	Enable	13
2	Appli	cations 1		15.4	Current-limit Protection	13
3	Featu	res1		15.5	Over-Temperature Protection	13
4	Simp	lified Application Circuit1	16	Appli	cation Information	14
5	Orde	ring Information 2		16.1	CIN and COUT Selection	14
6	Marki	ing Information 2		16.2	Dropout Voltage	14
7	Pin C	onfiguration 4		16.3	Chip Enable Operation	14
8	Funct	tional Pin Description 4		16.4	Current Limit	
9	Funct	tional Block Diagram 4		16.5	Thermal Considerations	15
10	Abso	lute Maximum Ratings 5		16.6	Layout Consideration	16
11	Reco	mmended Operating Conditions 5	17	Outli	ne Dimension	17
12	Elect	rical Characteristics6	18	Footp	orint Information	18
13	Typic	al Application Circuit7	19	Packi	ing Information	19
14		al Operating Characteristics8		19.1	Tape and Reel Data	
15	Opera	ation13		19.2	Tape and Reel Packing	20
	15.1	Output Transistor13		19.3	Packing Material Anti-ESD Property	
	15.2	Error Amplifier13	20	Datas	sheet Revision History	




# 7 Pin Configuration



# **8 Functional Pin Description**

Pin No.	Pin Name	Pin Function					
1	VCC	Power input. The input voltage range is from 3.5V to 36V. Connect a suitable input capacitor between this pin and GND, usually $1\mu F$ ceramic capacitors.					
2, 4, 5, 7	NC	No internal connection.					
3, 9 (Exposed Pad)	GND	Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum thermal dissipation.					
6	VOUT	Output of the regulator.					
8	EN	Enable control input. A logic-high enables the converter; a logic-low forces the device into shutdown mode.					

# 9 Functional Block Diagram





# 10 Absolute Maximum Ratings

#### (Note 2)

• VCC, EN to GND	-0.3V to $40V$
• VOUT to VCC	-40V to 0.3V
VOUT to GND	
RTQ2569R-90/RTQ2569R-C0	-0.3V to 15V
RTQ2569R-25/RTQ2569R-30/RTQ2569R-33/RTQ2569R-50	-0.3V to $6V$
<ul> <li>Power Dissipation, PD @ TA = 25°C</li> </ul>	
WDFN-8L 3x3	1.38W
Package Thermal Resistance (Note 2)	
WDFN-8L 3x3, θJA	72.5°C/W
WDFN-8L 3x3, θJC	23.04°C/W
• Lead Temperature (Soldering, 10 sec.)	260°C
• Junction Temperature	150°C
Storage Temperature Range	$-65^{\circ}\text{C}$ to $150^{\circ}\text{C}$
• ESD Susceptibility (Note 4)	
HBM (Human Body Model)	2kV

- **Note 2.** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 3.  $\theta_{JA}$  is measured under natural convection (still air) at TA = 25°C on a high effective-thermal-conductivity two-layer test board in size of 70mm x 50mm with 1oz copper thickness.  $\theta_{JC}$  is measured at the bottom of the package.
- Note 4. Devices are ESD sensitive. Handling precautions are recommended.

# 11 Recommended Operating Conditions

### (Note 5)

•	Supply Input Voltage	3.5V to 36	٧٤
•	Junction Temperature Range	-40°C to 1	125°C
•	Ambient Temperature Range	-40°C to	125°C

Note 5. The device is not guaranteed to function outside its operating conditions.



# 12 Electrical Characteristics


(CIN =  $1\mu F$ ,  $T_J = -40^{\circ}C$  to  $125^{\circ}C$ , unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
VCC Supply Input Voltage	Vcc		3.5		36	V
Output Voltage	Vout		2.5		12	V
Output Voltage Accuracy	Vout_acc	VCC = 15V, ILOAD = 10mA	-2		2	%
Dropout Voltage	VDROP	$V_{CC} = 3.5V$ , $V_{OUT} < 3.5V$ , $I_{LOAD} = 10$ mA $V_{CC} = V_{OUT}$ , $V_{OUT} \ge 3.5V$ , $I_{LOAD} = 10$ mA		0.2	0.36	V
Quiscent Current	IQ	$VCC = VEN = 15V, VOUT \le 5.5V, ILOAD = 0mA$		2	3.5	μА
Quiscent Current	IQ	VCC = VEN = 15V, VOUT > 5.5V, ILOAD = 0mA		3.5	5	μΑ
Shutdown GND Current	ISHDN	$VCC = 36V$ , $VEN = 0V$ , $VOUT = 0V$ , $-40$ ° $C \le TJ \le 105$ ° $C$		0.01	0.2	μА
Shutdown GND Current	ISHDN	VCC = 36V, VEN = 0V, VOUT = 0V, 105°C < TJ ≤ 125°C		0.2	0.4	μА
EN Input Current	IEN	VEN = 36V		0.01	0.1	μΑ
Line Demulation	\( \tau \)	VOUT + 1 < VCC < 36V, VOUT > 3.3V, ILOAD = 1mA		0.04	0.5	0/
Line Regulation	VLINE_REG	Vout + 1 < Vcc < 36V, Vout $\leq$ 3.3V, ILOAD = 1mA		0.04	0.6	%
Load Regulation	VLOAD_REG	$V_{CC} = V_{OUT} + 4V$ , $0mA < I_{LOAD} < 100mA$ , $-40$ °C $\le T_J \le 105$ °C			1	%
Load Regulation	VLOAD_REG	$V_{CC} = V_{OUT} + 4V$ , $0mA < I_{LOAD} < 100mA$ , $105$ °C $< T_J \le 125$ °C			1.5	%
Current Limit	ILIM	VCC = VOUT + 6V, VOUT < 5.5V VCC = VOUT + 3V, VOUT ≥ 5.5V	200	275	350	mA
EN Input Voltage Rising threshold	VEN_R		1.7			V
EN Input Voltage Falling threshold	VEN_F				0.5	V
Over-Temperature Protection Threshold	Тотр	ILOAD = 30mA ( <u>Note 6</u> )		150		°C
Over-Temperature Protection Hysteresis	T <sub>OTP</sub> _HYS	(Note 6)		20		°C

Note 6. Guarantee by design.



# 13 Typical Application Circuit




Required for stability.  $C_{OUT}$  must be at least  $1\mu F$  for the RTQ2569R capacitance must be maintained over entire expected operating temperature range, and located as close as possible to the regulator.


Note: All input and output capacitance in the suggested parameter mean the effective capacitance. The effective capacitance needs to consider any De-rating Effect like DC bias.





# 14 Typical Operating Characteristics


(VCC = 14V, CIN =  $1\mu$ F, COUT =  $1\mu$ F, VEN = VCC, TA =  $25^{\circ}$ C, unless otherwise noted.)





























































































## 15 Operation

The RTQ2569R ultra low quiescent current regulator is ideally suited for automotive and other battery operated systems, with less than  $2\mu$ A quiescent current at a 10mA load. The device features low dropout voltage and low current in the standby mode and retains all of the features that are common to low dropout regulators including a low dropout P-MOSFET, overcurrent protect circuit protection and thermal shutdown. The RTQ2569R has a 36V maximum operating voltage limit and  $\pm 2\%$  output voltage tolerance over-temperature range.

## 15.1 Output Transistor

The RTQ2569R builds in a P-MOSFET output transistor which provides a low switch-on resistance for low dropout voltage applications.

## 15.2 Error Amplifier

The Error Amplifier compares the internal reference voltage with the output feedback voltage from the internal divider, and controls the Gate voltage of P-MOSFET to support good line regulation and load regulation at output voltage.

#### 15.3 Enable

The RTQ2569R provides an EN pin, as an external chip enable control, to enable or disable the device. If VEN is held below a logic-low threshold voltage (VIL) of the enable input (EN), the converter will enter into shutdown mode, that is, the converter is disabled.

#### 15.4 Current-limit Protection

Overcurrent protection of the RTQ2569R prevents IC damaged and reduces the thermal effects by overload conditions. When an overload or short circuit is happen, the device will shut down to prevent IC damaged. IC recovery when overload or short circuit is removed.

#### 15.5 Over-Temperature Protection

The RTQ2569R includes an over-temperature protection (OTP) circuitry to prevent overheating due to excessive power dissipation. The OTP will shut down operation when junction temperature exceeds a thermal shutdown threshold 150°C (typ.). Once the junction temperature cools down by a thermal shutdown hysteresis 20°C, the IC will resume normal operation with a complete soft-start.



## 16 Application Information

(Note 7)

The RTQ2569R is a low quiescent current, low dropout voltage linear regulator. The RTQ2569R has a 36V maximum operating voltage limit, a  $-40^{\circ}$ C to 125°C operating temperature range, and  $\pm 2\%$  output voltage tolerance over-temperature range.

#### 16.1 CIN and COUT Selection

The RTQ2569R devices are stable with output capacitors with an effective capacitance of  $1\mu F$ . The maximum capacitance for stability is  $66\mu F$ .

The effective capacitance is the minimum capacitance value of a capacitor after taking into account variations resulting from tolerances, temperature, and dc bias effects. X5R and X7R type ceramic capacitors are recommended because these capacitors have minimal variation in value and ESR over-temperature.

Although an input capacitor is not required for stability, good analog design practice is to connect a  $1\mu F$  capacitor from VCC to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR.

#### 16.2 Dropout Voltage

The dropout voltage refers to the voltage difference between the VCC and VOUT pins while operating at specific output current. The dropout voltage VDROP can also be expressed as the voltage drop on the pass-FET at specific output current (IRATED) while the pass-FET is fully operating at ohmic region and the pass-FET can be characterized as an resistance RDS(ON). Thus the dropout voltage can be defined as (VDROP = VCC - VOUT = RDS(ON) x IRATED).


For normal operation, the suggested LDO operating range is (Vcc > Vout + VdROP) for good transient response and PSRR ability.

### 16.3 Chip Enable Operation

The EN pin is the chip enable input for normal operation condition VCC (3.5V to 36V). Pull the EN pin low (<0.5V) will shut down the device. Drive the EN pin to high (>1.7V, <36V) will turn on the device again. For automatic start-up, the EN pin, with high-voltage rating, can be connect to the input supply VCC directly. For external timing control (e.g. RC), the EN pin can also be externally pull to High by adding a  $100k\Omega$  or greater resistor between the EN pin and the VCC pin.

For power sequence condition, the VCC should be power on first. Because the device does not feature UVLO input function, the EN pin threshold will be different when VCC input voltage is below 2.5V. For example, if provide the EN voltage of 1V and then provide the VCC voltage of 1V (EN threshold voltage is 0.42V at VCC of 1V), the output voltage will be close to VCC voltage (1V). Please refer to the enable threshold voltage vs input voltage in Figure 1.





#### 16.4 Current Limit

The RTQ2569R continuously monitors the output current to protect the pass transistor against abnormal operations. When an overload or short circuit is encountered, the current limit circuitry controls the pass transistor's gate voltage to limit the output within the predefined range. By reason of the build-in body diode, the pass transistor conducts current when the output voltage exceeds input voltage.

#### 16.5 Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature T<sub>J(MAX)</sub>, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_{A}) / \theta_{JA}$$

where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is  $125^{\circ}$ C. The junction-to-ambient thermal resistance,  $\theta_{JA}$ , is highly package dependent. For a WDFN-8L 3x3 package, the thermal resistance,  $\theta_{JA}$  is  $72.5^{\circ}$ C/W on a high effective-thermal-conductivity two-layer test board in size of 70mm x 50mm with 1oz copper thickness. The maximum power dissipation at  $T_A = 25^{\circ}$ C can be calculated as below:

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (72.5^{\circ}C/W) = 1.38W$  for a WDFN-8L 3x3 package.

The maximum power dissipation depends on the operating ambient temperature for fixed  $T_{J(MAX)}$  and thermal resistance,  $\theta_{JA}$ . The derating curve in <u>Figure 2</u> allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.






Figure 2. Derating Curve of Maximum Power Dissipation

#### 16.6 Layout Consideration

The dynamic performance of the RTQ2569R is dependent on the layout of the PCB. Best performance is achieved by placing CIN and COUT on the same side of the PCB as the RTQ2569R, and as close to the packages is practical. The ground connections for CIN and COUT must be back to the RTQ2569R ground pin using as wide and as short of a copper trace as possible.

Connections using long trace lengths, narrow trace widths, and/or connections through vias must be avoided as these add parasitic inductances and resistances that give inferior performance, especially during transient conditions.





Figure 3. PCB Layout Guide

**Note 7.** The information provided in this section is for reference only. The customer is solely responsible for the designing, validating, and testing your product incorporating Richtek's product and ensure such product meets applicable standards and any safety, security, or other requirements.



# 17 Outline Dimension




Note: The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Comple ed	Dimensions	In Millimeters	Dimension	s In Inches	
Symbol	Min	Max	Min	Max	
А	0.700	0.800	0.028	0.031	
A1	0.000	0.050	0.000	0.002	
A3	0.175	0.250	0.007	0.010	
b	0.200	0.300	0.008	0.012	
D	2.950	3.050	0.116	0.120	
D2	2.100	2.350	0.083	0.093	
Е	2.950	3.050	0.116	0.120	
E2	1.350	1.600	0.053	0.063	
е	0.6	550	0.026		
L	L 0.425		0.017	0.021	

W-Type 8L DFN 3x3 Package



# **18 Footprint Information**




Package	Number of			Foot	print Dim	nension (	mm)			Toloranco
	Pin	Р	Α	В	С	D	Sx	Sy	М	Tolerance
V/W/U/XDFN3*3-8	8	0.65	3.80	1.94	0.93	0.35	2.30	1.50	2.30	±0.05




# 19 Packing Information

## 19.1 Tape and Reel Data



5	Tape Size	Pocket Pitch	Reel Si	ze (A)	Units	Trailer	Leader	Reel Width (W2)
Package Type	(W1) (mm)	(P) (mm)	(mm)	(in)	per Reel	(mm)	(100.000)	Min./Max. (mm)
QFN/DFN 3x3	12	8	180	7	1,500	160	600	12.4/14.4



- C, D, and K are determined by component size. The clearance between the components and the cavity is as follows:
- For 12mm carrier tape: 0.5mm max.

-	Tono Sizo	W1	F	)	E	3	F	-	Ø	IJ	Н
	Tape Size	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.
	12mm	12.3mm	7.9mm	8.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	0.6mm



# 19.2 Tape and Reel Packing

Step	Photo/Description	Step	Photo/Description
1	Reel 7"	4	RICHTEK OMES  THE STATE OF THE
2	HIC & Desiccant (1 Unit) inside	5	12 inner boxes per outer box
3	Caution label is on backside of Al bag	6	Outer box Carton A

Container	F	Reel		Вох			Carton	
Package	Size	Units	Item	Reels	Units	Item	Boxes	Unit
OFN A DEN A			Box A	3	4,500	Carton A	12	54,000
QFN & DFN 3x3	/"	7"   1,500	Box E	1	1,500	For Com	eel.	



## 19.3 Packing Material Anti-ESD Property

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
$\Omega$ /cm <sup>2</sup>	10 <sup>4</sup> to 10 <sup>11</sup>					

# **Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

DSQ2569R-QA-00 May 2024 www.richtek.com

# RTQ2569R-QA



20 Datasheet Revision History

Version	Date	Description	Item
00	2024/5/30	Final	Simplified Application Circuit on P1 Ordering Information on P2 Electrical Characteristics on P6 Application Information on P14, P16 Packing Information on P19, P20, P21