

2A, 6.5V, Ultra-Low Noise, Ultra-Low Dropout Linear Regulator

1 General Description

The RTQ2552A is a high-current, low-noise, high accuracy, low-dropout linear regulator (LDO) capable of sourcing 2A with an extremely low dropout voltage (maximum 385mV). The device supports a single input supply voltage as low as 1.1V, enhancing its ease of use.

The low-noise, high PSRR, and high output current capability make the RTQ2552A ideal for powering noise-sensitive devices such as analog-to-digital converters (ADCs), digital-to-analog converters (DACs), and RF components. With very high accuracy, remote sensing, and soft-start capabilities to reduce inrush current, the RTQ2552A is suitable for powering digital loads such as FPGAs, DSPs, and ASICs.

The external enable control and power-good indicator function simplify the control sequence. The output noise immunity is enhanced by adding an external bypass capacitor on the NR/SS pin. The device is fully specified over the temperature range of $T_J = -40^{\circ}\text{C}$ to 125°C and is offered in the WDFN-10L 2.5x2.5 (FC) package.


2 Features

- **Input Voltage Range: 1.1V to 6.5V**
- **Output Voltage Range: 0.8 V to 5.5V**
- **Accurate Output Voltage Accuracy (1%) Over Line, Load, and Temperature**
- **Ultra-High PSRR: 44dB at 500kHz**
- **Excellent Noise Immunity**
 - **7.8 μVRMS at 0.8V Output**
 - **12.8 μVRMS at 5V Output**
- **Ultra-Low Dropout Voltage: 90mV Maximum at 2A**
- **Enable Control**
- **Programmable Soft-Start Output**
- **Stable with a 47 μF or Larger Ceramic Output Capacitor**
- **Support Power-Good Indicator Function**


3 Applications

- Portable Electronic Devices
- Wireless Infrastructures: SerDes, FPGA, DSP
- RF IF, Components: VCO, ADC, DAC, LVDS


4 Simplified Application Circuit



5 Ordering Information



6 Marking Information




Note 1.

Richtek products are Richtek Green Policy compliant and marked with ⁽¹⁾ indicates compatible with the current requirements of IPC/JEDEC J-STD-020.

Table of Contents

1	General Description	1	17.6	Over-Temperature Protection (OTP)	14
2	Features	1	17.7	Output Active Discharge.....	14
3	Applications	1	18	Application Information	15
4	Simplified Application Circuit	1	18.1	Output Voltage Setting	15
5	Ordering Information	2	18.2	Dropout Voltage	15
6	Marking Information	2	18.3	C _{IN} and C _{OUT} Selection.....	15
7	Pin Configuration	4	18.4	Feed-Forward Capacitor (C _{FF})	16
8	Functional Pin Description	4	18.5	Soft-Start and Noise Reduction (C _{NR/SS}) ..	16
9	Functional Block Diagram	5	18.6	Input Inrush Current	16
10	Absolute Maximum Ratings	6	18.7	Undervoltage Lockout (UVLO)	16
11	ESD Ratings	6	18.8	Power-Good (PGOOD) Function.....	17
12	Recommended Operating Conditions	6	18.9	Reverse Current Protection	18
13	Thermal Information	6	18.10	Thermal Considerations	18
14	Electrical Characteristics	7	18.11	Layout Considerations.....	20
15	Typical Application Circuit	9	19	Outline Dimension	21
16	Typical Operating Characteristics	10	20	Footprint Information	22
17	Operation	13	21	Packing Information	23
	17.1 Enable and Shutdown.....	13	21.1	Tape and Reel Data.....	23
	17.2 Programmable Soft-Start.....	13	21.2	Tape and Reel Packing	24
	17.3 Power-Good.....	13	21.3	Packing Material Anti-ESD Property.....	25
	17.4 Undervoltage Lockout (UVLO).....	13	22	Datasheet Revision History	26
	17.5 Internal Current Limit (I _{LIM})	13			


7 Pin Configuration



8 Functional Pin Description

Pin No.	Pin Name	Pin Function
1, 2	VOUT	LDO output pins. A 47 μ F or larger ceramic capacitor (22 μ F or greater effective capacitance) is required for stability. Place the output capacitor as close to the device as possible and minimize the impedance between the VOUT pin and the load.
3	FB	Feedback voltage input. This pin is used to set the desired output voltage via an external resistive divider. The feedback reference voltage is 0.8V, typically.
4, 11 (Exposed Pad)	GND	Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.
5	PGOOD	Power-good indicator output. This pin is an open-drain output and is active high when the output voltage reaches 88% of the target. The pin is pulled to ground when the output voltage is lower than its specified thresholds, including EN shutdown, OCP, and OTP.
6	NC	No internal connection. Leaving this pin floating does not affect the functionality of the chip. By connecting this pin to GND, design engineers can extend the GND copper coverage on the PCB top layer to enhance the thermal convection.
7	EN	Enable control input. Connecting this pin to logic high enables the regulator, and driving this pin low puts it into shutdown mode. The device can have V _{IN} and V _{EN} sequenced in any order without causing damage. However, to ensure that the soft-start function works as intended, certain sequencing rules must be applied. It is suggested to enable the device after V _{IN} is present.
8	NR/SS	Noise-reduction and soft-start pin. Decoupling this pin to GND with an external capacitor C _{NR/SS} not only reduces output noise to very low levels but also slows down the rising of V _{OUT} , resulting in a soft-start behavior. For low-noise applications, a 10nF to 1 μ F C _{NR/SS} is suggested.
9, 10	VIN	Supply input. A general 47 μ F ceramic capacitor should be placed as close as possible to this pin for better noise rejection.

9 Functional Block Diagram



10 Absolute Maximum Ratings

(Note 2)

- VIN, PGOOD, EN ----- -0.3V to 7V
- VOUT ----- -0.3V to 7V
- NR/SS, FB ----- -0.3V to 3.6V
- Lead Temperature (Soldering, 10 sec.) ----- 260°C
- Junction Temperature ----- 150°C
- Storage Temperature Range ----- -65°C to 150°C

Note 2. Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

11 ESD Ratings

(Note 3)

- ESD Susceptibility
- HBM (Human Body Model)----- 2kV

Note 3. Devices are ESD sensitive. Handling precautions are recommended.

12 Recommended Operating Conditions

(Note 4)

- Supply Input Voltage----- 1.1V to 6.5V
- Junction Temperature Range----- -40°C to 125°C

Note 4. The device is not guaranteed to function outside its operating conditions.

13 Thermal Information

(Note 5 and Note 6)

Thermal Parameter		WDFN-10L 2.5x2.5 (FC)	Unit
θ_{JA}	Junction-to-ambient thermal resistance (JEDEC standard)	53	°C/W
$\theta_{JC(Top)}$	Junction-to-case (top) thermal resistance	43.9	°C/W
$\theta_{JC(Bottom)}$	Junction-to-case (bottom) thermal resistance	3.46	°C/W
$\theta_{JA(EVB)}$	Junction-to-ambient thermal resistance (specific EVB)	45.1	°C/W
$\Psi_{JC(Top)}$	Junction-to-top characterization parameter	1.07	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	24.1	°C/W

Note 5. For more information about thermal parameter, see the Application and Definition of Thermal Resistances report, AN061.

Note 6. $\theta_{JA(EVB)}$, $\Psi_{JC(Top)}$, and Ψ_{JB} are measured on a high effective-thermal-conductivity four-layer test board which is in size of 70mm x 50mm; furthermore, all layers with 1 oz. Cu. Thermal resistance/parameter values may vary depending on the PCB material, layout, and test environmental conditions.

14 Electrical Characteristics

Over the operating temperature range ($T_J = -40^{\circ}\text{C}$ to 125°C), ($1.1\text{V} \leq V_{IN} \leq 6.5\text{V}$ and $V_{IN} \geq V_{OUT(\text{TARGET})} + 0.3\text{V}$, $V_{OUT(\text{TARGET})} = 0.8\text{V}$, V_{OUT} connected to 50Ω to GND, $V_{EN} = 1.1\text{V}$, $C_{IN} = 10\mu\text{F}$, $C_{OUT} = 47\mu\text{F}$, $C_{NR/SS} = 0\text{nF}$, $C_{FF} = 0\text{nF}$, and the PGOOD pin pulled up to V_{IN} with $100\text{k}\Omega$ unless otherwise noted.) (Note 7)


Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
VIN Supply Input Voltage	VIN		1.1	--	6.5	V
Reference Voltage	VREF		--	0.8	--	V
NR/SS Pin Voltage	VNR/SS		--	0.8	--	V
Undervoltage Lockout Rising Threshold	VUVLO_R	VIN increasing	--	1.02	1.085	V
Undervoltage Lockout Hysteresis	VUVLO_HYS	Hysteresis	--	100	--	mV
Output Voltage	VOUT	Using external resistors	0.8	--	5.5	V
Output Voltage Accuracy (Note 8)	VOUT_ACC	$V_{IN} = V_{OUT} + 0.3\text{V}$, $0.8\text{V} \leq V_{OUT} \leq 5.5\text{V}$, $1\text{mA} \leq I_{OUT} \leq 2\text{A}$	-1	--	1	%
Line Regulation	VLINE_REG	$I_{OUT} = 1\text{mA}$, $1.1\text{V} \leq V_{IN} \leq 6.5\text{V}$	--	0.05	--	%/V
Load Regulation	VLOAD_REG	$1\text{mA} \leq I_{OUT} \leq 2\text{A}$	--	0.08	--	%/A
Dropout Voltage	VDROP	$V_{IN} = 1.1\text{V}$ to 6.5V , $I_{OUT} = 2\text{A}$, $V_{FB} = 0.8\text{V} - 3\%$	--	172	385	mV
Current Limit	ILIM	$V_{OUT} = 90\%V_{OUT(\text{TARGET})}$, $V_{IN} = V_{OUT(\text{TARGET})} + 400\text{mV}$	2.2	3.3	3.8	A
Short-Circuit Current Limit	ISC	$R_{LOAD} = 20\text{m}\Omega$, under foldback operation	--	1	--	A
Ground Pin Current	IGND	Minimum load, $V_{IN} = 6.5\text{V}$, $I_{OUT} = 5\text{mA}$	--	2.8	4	mA
		Maximum load, $V_{IN} = 1.4\text{V}$, $I_{OUT} = 2\text{A}$	--	3.7	5.5	
Shutdown Current	ISHDN	Shutdown, PGOOD = open, $V_{IN} = 6.5\text{V}$, $V_{EN} = 0.5\text{V}$	--	--	25	μA
EN Pin Current	IEN	$V_{IN} = 6.5\text{V}$, $V_{EN} = 0\text{V}$ and 6.5V	-0.1	--	0.1	μA
EN Input Voltage Rising Threshold	VEN_R	Enable device	1.1	--	6.5	V
EN Input Voltage Falling Threshold	VEN_F	Disable device	0	--	0.5	V
Power-Good Voltage Threshold	VPGOOD	For the direction of PGOOD signal falling with decreasing VOUT	$0.82 \times V_{OUT}$	$0.883 \times V_{OUT}$	$0.93 \times V_{OUT}$	V
Power-Good Voltage Hysteresis	VPGOOD_HYS	For PGOOD signal rising	--	$2\% \times V_{OUT}$	--	V
PGOOD Pin Low-Level Output Voltage	VPGOOD_L	$V_{OUT} < V_{PGOOD}$, $I_{PGOOD} = -1\text{mA}$ (current into device)	--	--	0.4	V
PGOOD Pin Leakage Current	IPGOOD_LK	$V_{OUT} > V_{PGOOD}$, $V_{PGOOD} = 6.5\text{V}$	--	--	1	μA
NR/SS Pin Charging Current	INR/SS	$V_{NR/SS} = \text{GND}$, $V_{IN} = 6.5\text{V}$	4	--	9	μA

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit	
FB Pin Current	I _{FB}	V _{IN} = 6.5V	-100	--	100	nA	
Power Supply Rejection Ratio	PSRR	V _{IN} - V _{OUT} = 0.4V, I _{OUT} = 2A, C _{NR/SS} = 100nF, C _{FF} = 10nF, C _{OUT} = 47μF//10μF//10μF	f = 10kHz, V _{OUT} = 0.8V	--	49	--	dB
			f = 500kHz, V _{OUT} = 0.8V	--	44	--	
			f = 10kHz, V _{OUT} = 5V	--	43	--	
			f = 500kHz, V _{OUT} = 5V	--	38	--	
Output Noise	V _n	BW = 10Hz to 100kHz, I _{OUT} = 2A, C _{NR/SS} = 100nF, C _{FF} = 10nF, C _{OUT} = 47μF//10μF//10μF	V _{IN} = 1.1V, V _{OUT} = 0.8V	--	6.8	--	μV _{RMS}
			V _{IN} = 3.6V, V _{OUT} = 3.3V	--	10	--	
			V _{OUT} = 5V	--	16	--	
Over-Temperature Protection Threshold	T _{OTP}		--	160	--	°C	
Over-Temperature Protection Hysteresis	T _{OTP_HYS}		--	20	--		

Note 7. V_{OUT(TARGET)} is the expected V_{OUT} value set by the external feedback resistors. The 50Ω load is disconnected when the test conditions specify an I_{OUT} value.

Note 8. External resistor tolerance is not taken into consideration.

15 Typical Application Circuit



$$V_{OUT} = V_{REF} \times \left(1 + \frac{R1}{R2}\right) = 0.8V \times \left(1 + \frac{12.4k}{24.9k}\right) = 1.2V$$

Figure 1. Configuration Circuit for V_{OUT} Adjusted by a Resistor Divider

Table 1. Recommended Feedback-Resistor Values







Output Voltage (V)	External Resistor Divider Combination	
	R1 (kΩ)	R2 (kΩ)
0.9	12.4	100
1	12.4	49.9
1.2	12.4	24.9
1.5	12.4	14.3
1.8	12.4	10
2.5	12.4	5.9
3.3	11.8	3.74
4.5	11.8	2.55
5	12.4	2.37







Table 2. Recommended External Components





Component	Description	Vendor P/N
CFF, CNR/SS	10nF, 50V, X7R, 0603	GRM033R71E103KE14 (Murata)
CIN, COUT (Note 9)	47µF, 16V, X6S, 1210	GRT32EC81C476KE13L (Murata)

Note 9. Considering the effective capacitance de-rated with biased voltage levels, the C_{OUT} component needs to satisfy the effective capacitance at least 22µF or above at the targeted output level for stable and normal operation.

16 Typical Operating Characteristics







17 Operation

The RTQ2552A operates with a single supply input ranging from 1.1V to 6.5V and is capable of delivering up to 2A current to the output. The device features high power-supply rejection ratio (PSRR) and low noise to provide a clean supply to the application.

A low-noise reference and error amplifier are included to reduce device noise. The NR/SS capacitor filters the noise from the reference, and the feed-forward capacitor filters the noise from the error amplifier. The high PSRR of the RTQ2552A minimizes the coupling of input supply noise to the output.

17.1 Enable and Shutdown

The RTQ2552A provides an EN pin, as an external chip enable control, to enable or disable the device. When V_{EN} is below 0.5V, the regulator turns off and enters shutdown mode, while V_{EN} above 1.1V turns the regulator on. When the regulator is shut down, the ground current is reduced to a maximum of 25 μ A. The enable circuitry has hysteresis (typically 50mV) for use with relatively slowly ramping analog signals.

If not used, connect the EN pin as close as possible to the largest capacitance on the input to prevent voltage droops on the VIN line from triggering the enable circuit.

17.2 Programmable Soft-Start

The noise-reduction capacitor ($C_{NR/SS}$) reduces noise and programs the soft-start ramp time during turn-on. When EN and UVLO exceed the respective threshold voltage, the RTQ2552A activates a quick-start circuit to charge the noise reduction capacitor ($C_{NR/SS}$) and then the output voltage ramps up.

17.3 Power-Good

The power-good circuit monitors the feedback pin voltage to indicate the status of the output voltage. The open-drain PGOOD pin requires an external pull-up resistor to an external supply, and any downstream device can receive the power-good signal as a logic signal for sequencing. A pull-up resistor from 10k Ω to 100k Ω is recommended. Make sure that the external pull-up supply voltage results in a valid logic signal for the receiving devices.

After start-up, the PGOOD pin becomes high impedance when the feedback voltage exceeds V_{PGOOD_HYS} (typically 90% of 0.8V reference voltage level). The PGOOD is pulled to GND when the feedback pin voltage falls below the V_{PGOOD} . When EN is low, the current limit or OTP levels are reached.

17.4 Undervoltage Lockout (UVLO)

The UVLO circuit monitors the input voltage to prevent the device from turning on before V_{IN} rises above the V_{UVLO_R} threshold. The UVLO circuit also disables the output of the device when V_{IN} falls below the lockout voltage ($V_{UVLO_R} - V_{UVLO_HYS}$). The UVLO circuit responds quickly to the glitches on V_{IN} and attempts to disable the output of the device if V_{IN} collapses.

17.5 Internal Current Limit (I_{LIM})

The RTQ2552A continuously monitors the output current to protect the device against high load current faults or short events. The current limit circuitry is not intended to allow operation above the rated current of the device. Continuously running the RTQ2552A above the rated current degrades the reliability of the device.

During current limit conditions, the output voltage falls when load impedance decreases. If the output voltage is low, excessive power may cause the output thermal shutdown.

A foldback feature limits the short-circuit current to protect the regulator from damage under all load conditions. If

the load current demand exceeds the foldback current limit before EN goes high, the device does not turn on.

17.6 Over-Temperature Protection (OTP)

The RTQ2552A implements over-temperature protection. The device is disabled when the junction temperature (T_J) exceeds 160°C (T_{OTP}). The LDO automatically turns on again when the temperature falls below 140°C (typical).

For reliable operation, limit the junction temperature to a maximum of 125°C . Continuously running the RTQ2552A into thermal shutdown or above a junction temperature of 125°C reduces long-term reliability.

17.7 Output Active Discharge

When the device is disabled, the RTQ2552A discharges the LDO output (via VOUT pins) through an internal current sink to ground. Do not rely on the active discharge circuit for discharging a large amount of output capacitance after the input supply collapses because reverse current can possibly flow from the output to the input. External current protection should be added if the device works at reverse voltage state.

18 Application Information

(Note 10)

The RTQ2552A is a high-current, low-noise, high-accuracy, low-dropout linear regulator capable of sourcing 2A with maximum dropout of 385mV. The input voltage operating range is 1.1V to 6.5V, and the adjustable output voltage is 0.8V to 5.5V according to the external resistor setting to obtain the required output target.

18.1 Output Voltage Setting

The output voltage of the RTQ2552A can be set by external resistors to achieve different output targets.

By using external resistors, the output voltage is determined by the values of R1 and R2, as shown in [Figure 2](#). The values of R1 and R2 can be calculated for any voltage value using the following formula:

$$V_{OUT} = 0.8 \times \frac{R1 + R2}{R2}$$




Figure 2. Output Voltage Set by External Resistors

18.2 Dropout Voltage

The dropout voltage refers to the voltage difference between the VIN and VOUT pins while operating at a specific output current. The dropout voltage V_{DROP} can also be expressed as the voltage drop on the pass-FET at a specific output current (I_{RATED}). This is when the pass-FET is fully operating in the ohmic region, where the pass-FET can be characterized as a resistance $R_{DS(ON)}$. Thus, the dropout voltage can be defined as ($V_{DROP} = V_{IN} - V_{OUT} = R_{DS(ON)} \times I_{RATED}$).

For normal operation, the suggested LDO operating range is $V_{IN} > V_{OUT} + V_{DROP}$ for good transient response and PSRR performance. However, operation in the ohmic region will degrade the performance severely.

18.3 CIN and COUT Selection

The RTQ2552A is designed to support low equivalent-series-resistance (ESR) ceramic capacitors. X7R, X5R, and COG rated ceramic capacitors are recommended due to their good capacitive stability across different temperatures, whereas the use of Y5V-rated capacitors is not recommended because of large capacitance variations.

However, the capacitance of ceramic capacitors varies with operating voltages and temperatures, and design engineers must be aware of these characteristics. Ceramic capacitors are usually recommended to be de-rated by 50%. A 47µF or greater output ceramic capacitor (or 22µF effective capacitance) is suggested to ensure stability. The input capacitance is selected to minimize transient input drops during load current steps. For general applications, an input capacitor of at least 47µF is highly recommended for minimal input impedance. If the trace inductance between the RTQ2552A input pin and the power supply is high, a fast load transient can cause the VIN voltage level ringing above the absolute maximum voltage rating, which damages the device. Adding more

input capacitors can help restrict the ringing and keep it below the device absolute maximum ratings.

Generally, a 47 μ F 1210-sized ceramic capacitor in parallel with two 10 μ F 0805-sized ceramic capacitors ensures the minimum effective capacitance at high input voltage and high output voltage requirements. Place these capacitors as close to the pins as possible for optimum performance and to ensure stability.

18.4 Feed-Forward Capacitor (CFF)

The RTQ2552A is designed to be stable without the external feed-forward capacitor (CFF). However, adding a 10nF external feed-forward capacitor optimizes transient, noise, and PSRR performances. A higher capacitance of CFF can also be used, but the start-up time will be longer and the power-good signal will incorrectly indicate that the output voltage is settled.

18.5 Soft-Start and Noise Reduction (CNR/SS)

The RTQ2552A is designed for a programmable, monotonic soft-start time during the output rising, which can be achieved via an external capacitor (CNR/SS) on the NR/SS pin. Using an external CNR/SS is recommended for general applications; it not only minimizes the in-rush current but also helps reduce the noise component from the internal reference.

During the monotonic start-up procedure, the error amplifier of the RTQ2552A tracks the voltage ramp of the external soft-start capacitor (CNR/SS) until the voltage approaches the internal reference 0.8V. The soft-start ramp time can be calculated with Equation (a1), which depends on the soft-start charging current (I_{NR/SS}), the soft-start capacitance (C_{NR/SS}), and the internal reference voltage 0.8V (V_{REF}).

$$t_{SS} = \frac{(V_{REF} \times C_{NR/SS})}{I_{NR/SS}} \quad (a1)$$

For noise-reduction, CNR/SS in conjunction with an internal noise-reduction resistor, forms a low-pass filter (LPF) and filters out the noise from the internal bandgap reference before being amplified via the error amplifier, thus reducing the total device noise floor.

18.6 Input Inrush Current

During start-up, the input inrush current into the VIN pin consists of the sum of the load current and the charging current of the output capacitor. The inrush current is difficult to measure because the input capacitor must be removed, which is not recommended. Generally, the soft-start inrush current can be estimated using Equation (b1), where V_{OUT}(t) is the instantaneous output voltage of the power-on ramp, dV_{OUT}(t)/dt is the slope of the V_{OUT} ramp, and R_{LOAD} is the resistive load impedance.

$$I_{OUT}(t) = \frac{(C_{OUT} \times dV_{OUT}(t))}{dt} + \left(\frac{V_{OUT}(t)}{R_{LOAD}} \right) \quad (b1)$$

18.7 Undervoltage Lockout (UVLO)

The Undervoltage Lockout (UVLO) threshold is the minimum input operational voltage range that ensures the device stays disabled. [Figure 3](#) shows that the UVLO circuits are triggered between three different input voltage events (duration a, b, and c), assuming V_{EN} ≥ V_{EN_R} all the time. For duration “a”, the input voltage starts rising. When V_{IN} exceeds the UVLO rising threshold, V_{OUT} starts the power-on process. Then when V_{OUT} reaches the target level, it is under regulation. During “b”, although the power line has a voltage drop, it does not drop below the UVLO low threshold (falling threshold). As a result, the device maintains normal operation, and V_{OUT} is still regulated. At duration “c”, V_{IN} drops below the UVLO falling threshold, so the control loop is disabled and there is

no regulation. Meanwhile, V_{OUT} drops. For general applications, an instant power line transient with a long power trace at the V_{IN} pin may have the V_{IN} level unstable and force a trap, as shown in duration “c”, which makes V_{OUT} collapse. In this case, adding more input capacitance or improving input trace layout on the PCB are effective to improve input power stabilization.




Figure 3. Undervoltage Lockout Trigger Conditions and Output Variation

18.8 Power-Good (PGOOD) Function

The power-good function monitors the voltage level at the feedback pin to indicate whether the output voltage status is normal or not. This function enables other devices to receive the RTQ2552A's power-good signal as a logic signal that can be used for the sequence design of the system application. The PGOOD pin is an open-drain structure and an external pull-up resistor connected to an external supply is necessary. The pull-up resistor value between 10kΩ to 100kΩ is recommended for proper operation. The lower limit of 10kΩ results from the maximum pull-down strength of the power-good transistor, and the upper limit of 100kΩ results from the maximum leakage current at the power-good node.

Figure 4 demonstrates different PGOOD scenarios versus V_{IN} , EN, and protection status. During “a”, V_{EN} is higher than the V_{EN_R} threshold, and the device is in operation. In this period, V_{OUT} starts rising (the rising time is related to the soft-start capacitor $C_{NR/SS}$). When V_{OUT} exceeds the PGOOD hysteresis threshold, the reflected feedback voltage V_{FB} exceeds V_{PGOOD_HYS} threshold. Consequently, the PGOOD pin becomes a high impedance node. The duration “b” indicates some unpredictable operation (for example, OTP, OCP, or a severe output voltage drop caused by very fast load variation). When V_{FB} is lower than the V_{PGOOD} threshold, V_{PGOOD} is pulled to GND, which indicates that the output voltage is not ready. In duration “c”, V_{OUT} has a small drop that does not fall below the PGOOD falling threshold; the PGOOD pin remains in high impedance. After V_{EN} becomes logic “0”, V_{PGOOD} is pulled to GND, as shown in duration “d”.




Figure 4. PGOOD Trigger Scenarios with Different Operating Status

18.9 Reverse Current Protection

The reverse current from V_{OUT} to V_{IN} that flows through the body diode of the pass element instead of the normal conducting channel can happen if the maximum V_{OUT} exceeds V_{IN} + 0.3V; in this case, the pass element may be damaged.

Such a situation can arise if the output is biased above the input supply voltage level, or the input supply has an instant drop at light load operation that makes V_{IN} < V_{OUT}. As shown in Figure 5, an external Schottky diode can be added to prevent the pass element from being damaged by the reverse current.




Figure 5. Application Circuit for Reverse Current Protection

18.10 Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature T_{J(MAX)}, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where T_{J(MAX)} is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance, $\theta_{JA(EVB)}$, is highly package dependent. For a WDFN-12L 2.5x2.5 (FC) package, the thermal resistance, $\theta_{JA(EVB)}$, is 45.1°C/W on a standard high effective-

thermal-conductivity four-layer test board.

The maximum power dissipation at $T_A = 25^\circ\text{C}$ can be calculated as follows:

$$P_{D(\text{MAX})} = (125^\circ\text{C} - 25^\circ\text{C}) / (45.1^\circ\text{C}/\text{W}) = 2.22\text{W for a WDFN-10L } 2.5 \times 2.5 \text{ (FC) package.}$$

The maximum power dissipation depends on the operating ambient temperature for the fixed $T_{J(\text{MAX})}$ and the thermal resistance, $\theta_{JA(\text{EVB})}$. The derating curve in [Figure 6](#) allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 6. Derating Curve of Maximum Power Dissipation

18.11 Layout Considerations

For optimal performance of the RTQ2552A, it is recommended to follow the PCB layout suggestions below:

1. All circuit components should be placed on the same side and as close to the respective LDO pin as possible.
2. Place the ground return path connection to the input and output capacitors.
3. Connect the ground plane with a wide copper surface for good thermal dissipation.
4. Using vias and long power traces for the input and output capacitor connections is not recommended and has negative effects on performance.
5. [Figure 7](#) shows a layout example that reduces conduction trace loops, helping to minimize inductive parasitic and load transient effects while improving the circuit stability.





Figure 7. PCB Layout Guide

Note 10. The information provided in this section is for reference only. The customer is solely responsible for the designing, validating, and testing your product incorporating Richtek's product and ensure such product meets applicable standards and any safety, security, or other requirements.


19 Outline Dimension



Symbol	Dimensions In Millimeters		Dimensions In Inches		Tolerance (mm)
	Min	Max	Min	Max	
A	0.700	0.800	0.028	0.031	±0.050
A1	0.000	0.050	0.000	0.002	
A3	0.175	0.250	0.007	0.010	

W-Type 10L DFN 2.5x2.5 Package (FC)



20 Footprint Information




Package	Number of Pins	Tolerance
V/W/U/XDFN2.5x2.5-10(FC)	10	±0.05 mm

21 Packing Information

21.1 Tape and Reel Data









Package Type	Tape Size (W1) (mm)	Pocket Pitch (P) (mm)	Reel Size (A)		Units per Reel	Trailer (mm)	Leader (mm)	Reel Width (W2) Min./Max. (mm)
			(mm)	(in)				
QFN/DFN 2.5x2.5	12	8	180	7	1,500	160	600	12.4/14.4



C, D, and K are determined by component size. The clearance between the components and the cavity is as follows:
- For 12mm carrier tape: 0.5mm max.

Tape Size	W1		P		B		F		ØJ		H
	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.	
12mm	12.3mm	7.9mm	8.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	0.6mm	

21.2 Tape and Reel Packing

Step	Photo/Description	Step	Photo/Description
1	 <p>Reel 7"</p>	4	 <p>3 reels per inner box Box A</p>
2	 <p>HIC & Desiccant (1 Unit) inside</p>	5	 <p>12 inner boxes per outer box</p>
3	 <p>Caution label is on backside of Al bag</p>	6	 <p>Outer box Carton A</p>

Package	Reel		Box			Carton		
	Size	Units	Item	Reels	Units	Item	Boxes	Unit
QFN & DFN 2.5x2.5	7"	1,500	Box A	3	4,500	Carton A	12	54,000
			Box E	1	1,500	For Combined or Partial Reel.		

21.3 Packing Material Anti-ESD Property

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
Ω/cm^2	10^4 to 10^{11}	10^4 to 10^{11}	10^4 to 10^{11}	10^4 to 10^{11}	10^4 to 10^{11}	10^4 to 10^{11}

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City

Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2024 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.

22 Datasheet Revision History

Version	Date	Description	Item
00	2024/6/12	Final	