







RTQ2537

4A, 6.5V, Ultra Low Noise, Ultra Low Dropout Linear Regulator

1 General Description

The RTQ2537 is a high-current (4A), low-noise (6.8μVRMS), high accuracy (1% over line, load, and temperature), low-dropout linear regulator (LDO) capable of sourcing 4A with extremely low dropout (Max. 240mV). The device output voltage is pinselectable (up to 3.95V) using a PCB layout without the need of external resistors, thus reducing overall component count. Designers can achieve higher output voltage with the use of external resistor divider. The device supports single input supply voltage as low to 1.1V that makes it easy to use.

The low noise, high PSRR and high output current capability makes the RTQ2537 ideal to power noisesensitive devices such as analog-to-digital converters (ADCs), digital-to-analog converters (DACs), and RF components. With very high accuracy, remote sensing, and soft-start capabilities to reduce inrush current, the RTQ2537 is ideal for powering digital loads such as FPGAs, DSPs, and ASICs.

The external enable control and power good indicator function makes the control sequence easier. The output noise immunity is enhanced by adding external bypass capacitor on the NR/SS pin. The device is fully specified over the temperature range of $T_J = -40$ °C to 125°C and is offered in a VQFN-20L 3.5x3.5 package.


2 Features

- Input Voltage Range: 1.1V to 6.5V
- Two Output Voltage Modes
 - 0.8V to 5.5V (Set by a Resistive Divider)
 - 0.8V to 3.95V (Set via PCB Layout, No **External Resistor Required)**
- Accurate Output Voltage Accuracy (1%) Over Line, Load and Temperature
- Ultra High PSRR: 40dB at 500kHz
- Excellent Noise Immunity
 - 6.8μVRMS at 0.8V Output
 - 10μVRMs at 3.3V Output
- Ultra Low Dropout Voltage: 240mV Max. at 4A
- Enable Control
- Programmable Soft-Start Output
- Stable with a 47μF or Larger Ceramic Output Capacitor
- Support Power-Good Indicator Function

3 Applications

- Portable Electronic Devices
- · Wireless Infrastructures: SerDes, FPGA, DSP
- RF, IF Components: VCO, ADC, DAC, LVDS


4 Simplified Application Circuit



RICHTEK Copyright © 2024 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. DSQ2537-04 January 2024



5 Ordering Information



6 Marking Information

01=YM DNN

01=: Product Code YMDNN: Date Code

Note 1.

- Marked with (1) indicated: Compatible with the current requirements of IPC/JEDEC J-STD-020.
- Marked with (2) indicated: Richtek products are Richtek Green Policy compliant.




Table of Contents

1	Gener	al Description 1		17.6	Internal Current Limit (I _{LIM})	17
2	Featu	res 1		17.7	Over-Temperature Protection (OTP)	17
3	Applic	cations 1		17.8	Output Active Discharge	17
4	Simpl	ified Application Circuit1	18	Applic	ation Information	
5	Order	ing Information2		18.1	Output Voltage Setting	18
6	Markii	ng Information2		18.2	Dropout Voltage	19
7	Pin Co	onfiguration 4		18.3	C _{IN} and C _{OUT} Selection	19
8		ional Pin Description4		18.4	Feed-Forward Capacitor (CFF)	19
9		ional Block Diagram6		18.5	Soft-Start and Noise Reduction (CNR/SS)19
10	Absol	ute Maximum Ratings7		18.6	Input Inrush Current	20
11	ESD F	Ratings 7		18.7	Undervoltage Lockout (UVLO)	20
12	Recor	nmended Operating Conditions7		18.8	Power-Good (PGOOD) Function	21
13		nal Information 7		18.9	Reverse Current Protection	21
14	Electr	ical Characteristics8		18.10	Thermal Considerations	22
15	Typica	al Application Circuit10		18.11	Layout Considerations	22
16	Typica	al Operating Characteristics13	19		e Dimension	
17	Opera	tion16	20		rint Information	
	17.1	Enable and Shutdown16	21	Packir	ng Information	26
	17.2	VOUT Programming Pins16		21.1	Tape and Reel Data	
	17.3	Programmable Soft-Start16		21.2	Tape and Reel Packing	27
	17.4	Power Good16		21.3	Packing Material Anti-ESD Property	28
	17.5	Undervoltage Lockout (UVLO)16	22	Datasi	heet Revision History	29



7 Pin Configuration

(TOP VIEW)



VQFN-20L 3.5x3.5

8 Functional Pin Description

Pin No.	Pin Name	Pin Function
1, 19, 20	VOUT	LDO output pins. A $47\mu F$ or larger ceramic capacitor ($22\mu F$ or greater effective capacitance) is required for stability. Place the output capacitor as close to the device as possible and minimize the impedance between VOUT pin and load.
2	SNS	Output voltage sense input pin. Connect this pin only if using the configuration without external resistors. Keep the SNS pin floating if the VOUT voltage is set by external resistor.
3	FB	Feedback voltage input. This pin is used to set the desired output voltage via an external resistive divider. The feedback reference voltage is 0.8V typically.
4	PGOOD	Power good indicator output. An open-drain output and active high when the output voltage reaches 88% of the target. The pin is pulled to ground when the output voltage is lower than its specified thresholds, including EN shutdown, OCP and OTP.
5, 6, 7, 9, 10, 11	50mV, 100mV, 200mV, 400mV, 800mV, 1.6V	Output voltage setting pins. Connect these pins to ground or leave floating. Connecting these pins to ground increases the output voltage by the value of the pin name; multiple pins can be simultaneously connected to GND to select the desired output voltage. Leave these pins floating (open) if the VOUT voltage is set by external resistor.
8, 18, 21 (Exposed Pad)	GND	Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.
12	BIAS	This pin has no internal IC connection. A BIAS input voltage below 6.5V can be applied to this pin (for compatibility with other vendors) or this pin can be left open (floating). Either option is safe and will not affect IC operation.
13	NR/SS	Noise-reduction and soft-start pin. Decouple this pin to GND with an external capacitor CNR/ss cannot only reduce output noise to very low levels but also slow down the rising of VOUT, providing a soft-start behavior. For low noise applications, a 10nF to $1\mu\text{F}$ CNR/ss is suggested.

DSQ2537-04




Pin No.	Pin Name	Pin Function
14	EN	Enable control input. Connecting this pin to logic high enables the regulator, and driving this pin low puts it into shutdown mode. The device can have VIN and VEN sequenced in any order without causing damage to the device. However, to ensure the soft-start function to work as intended, certain sequencing rules must be applied. Enabling the device after VIN is present is preferred.
15, 16, 17	VIN	Supply input. A general $47\mu F$ ceramic capacitor should be placed as close as possible to this pin for better noise rejection.

DSQ2537-04 January 2024 www.richtek.com



9 Functional Block Diagram



DSQ2537-04



10 Absolute Maximum Ratings

(Note 2)

• VIN, PGOOD, EN	-0.3V to $7V$
• VOUT	-0.3V to 7V
• NR/SS, FB	-0.3V to 3.6V
• Lead Temperature (Soldering, 10 sec.)	260°C
• Junction Temperature	150°C
Storage Temperature Range	–65°C to 150°C

Note 2. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

11 ESD Ratings

(Note 3)

- · ESD Susceptibility

Note 3. Devices are ESD sensitive. Handling precautions are recommended.

12 Recommended Operating Conditions

(Note 4)

- Supply Input Voltage, VIN ------ 1.1V to 6.5V

Note 4. The device is not guaranteed to function outside its operating conditions.

13 Thermal Information

(Note 5 and Note 6)

	Thermal Parameter	VQFN-20L 3.5x3.5	Unit
θЈА	Junction-to-ambient thermal resistance (JEDEC standard)	38.5	°C/W
θJC(Top)	Junction-to-case (top) thermal resistance	50.57	°C/W
θJC(Bottom)	Junction-to-case (bottom) thermal resistance	2.47	°C/W
θJA(EVB)	Junction-to-ambient thermal resistance (specific EVB)	39.33	°C/W
ΨJC(Top)	Junction-to-top characterization parameter	5.79	°C/W
ΨЈВ	Junction-to-board characterization parameter	24.06	°C/W

Note 5. For more information about thermal parameter, see the Application and Definition of Thermal Resistances report, AN061.

Note 6. $\theta_{JA (EVB)}$, $\Psi_{JC (Top)}$ and Ψ_{JB} are measured on a high effective-thermal-conductivity four-layer test board which is in size of 70mm x 50mm; furthermore, all layers with 1 oz. Cu. Thermal resistance/parameter values may vary depending on the PCB material, layout, and test environmental conditions.

Copyright @ 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. January 2024



14 Electrical Characteristics

Over operating temperature range (T_J = -40°C to 125°C), (1.1V \leq V_{IN} < 6.5V and V_{IN} \geq V_{OUT}(TARGET) + 0.3V, V_{OUT}(TARGET) = 0.8V, VOUT connected to 50Ω to GND, V_{EN} = 1.1V, C_{IN} = 10μ F, C_{OUT} = 47μ F, $C_{NR/SS}$ = 0nF, C_{FF} = 0nF, and the PGOOD pin pulled up to V_{IN} with $100k\Omega$, unless otherwise noted. (Note 7)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Operating Input Voltage Range	VIN		1.1		6.5	V
Feedback Reference Voltage	VREF			0.8		V
NR/SS Pin Voltage	VNR/SS			0.8		V
Undervoltage	Vuvlo	V _{IN} increasing		1.02	1.085	V
Lockout	ΔVυνιο	Hysteresis		100		mV
Output Voltage Range		Using voltage setting pins (50mV, 100mV, 200mV, 400mV, 800mV, and 1.6V)	0.8		3.95	V
rvange		Using external resistors	0.8		5.5	V
Output Voltage Accuracy (Note 8)	Vouт	$V_{IN} = V_{OUT} + 0.3V, \ 0.8V \le V_{OUT} \le 5.5V, \\ 1mA \le I_{OUT} \le 4A$	-1		1	%
Line Regulation	ΔVουτ/ΔVιν	I _{OUT} = 1mA, 1.1V ≤ V _{IN} ≤ 6.5 V		0.05		%/V
Load Regulation	ΔVουτ/ΔΙουτ	$1mA \le IOUT \le 4A$		0.08		%/A
Dropout Voltage	VDROP	$V_{IN} = 1.1V \text{ to } 6.5V, I_{OUT} = 4A, V_{FB} = 0.8V - 3\%$		110	240	mV
Output Current Limit	ILIM	Vout = 90% Vout(target), Vin = Vout(target) + 400mV	4.5	5.4	6.8	Α
Short-Circuit Current Limit	Isc	RLOAD = 20 mΩ, under foldback operation		2		Α
		Minimum load, V _{IN} = 6.5V, I _{OUT} = 5mA		3	4	A
Ground Pin Current	IGND	Maximum load, V _{IN} = 1.4V, I _{OUT} = 4A		4.3		mA
		Shutdown, PGOOD = Open, VIN = 6.5V, VEN = 0.5V		1.2	25	μΑ
EN Pin Current	IEN	V _{IN} = 6.5V, V _{EN} = 0V and 6.5V	-0.1		0.1	μΑ
EN Pin High- Level Input Voltage	VEN_H	Enable device	1.1		6.5	V
EN Pin Low- Level Input Voltage	VEN_L	Disable device	0		0.5	V
PGOOD Pin Threshold	VIT_PGOOD	For the direction PGOOD signal falling with decreasing Vout	0.82 x Vout	0.883 x Vout	0.93 x Vout	V

DSQ2537-04



Parameter	Symbol	Test Conditions	3	Min	Тур	Max	Unit	
PGOOD Pin Hysteresis	VPGOOD_HYS	For PGOOD signal rising			2% x Vout		V	
PGOOD Pin Low-Level Output Voltage	Vpgood_l	VOUT < VIT_PGOOD, IPGOOD = -1mA (current into	device)		ı	0.4	V	
PGOOD Pin Leakage Current	IPGOOD_LK	VOUT > VIT_PGOOD, VPGOOD = 6.5V		I	I	1	μΑ	
NR/SS Pin Charging Current	INR/SS	V _{NR/SS} = GND, V _{IN} = 6.5V		4	I	9	μΑ	
FB Pin Leakage Current	IFB	VIN = 6.5V		-100	-	100	nA	
			f = 10kHz, Vout = 0.8V		42		dB	
Power Supply	PSRR	V _{IN} - V _{OUT} = 0.4V, I _{OUT} = 4A, C _{NR/SS} = 100nF,	f = 500kHz, Vout = 0.8V		39			
Rejection Ratio		C _{FF} = 10nF, C _{OUT} = 47μF//10μF//10μF	f = 10kHz, Vout = 5V	1	40	1		
			f = 500kHz, Vout = 5V	1	25	-		
		BW = 10Hz to 100kHz,	V _{IN} = 1.1V, V _{OUT} = 0.8V		6.8			
Output Noise Voltage	eno	IOUT = 4A, CNR/SS = 100nF, CFF = 10nF, COUT = 47μ F 10μ F 10μ F	V _{IN} = 3.6V, V _{OUT} = 3.3V		10		μVRMS	
			Vout = 5 V		16			
Thermal Shutdown	Tsp	Temperature increasing		160			°C	
Threshold	100	Temperature decreasing		140				

Note 7. $V_{OUT(TARGET)}$ is the expected V_{OUT} value set by the external feedback resistors. The 50Ω load is disconnected when the test conditions specify an I_{OUT} value.

Note 8. External resistor tolerance is not taken into account.



15 Typical Application Circuit




Figure 1. Configuration Circuit for VouT Adjusted by a Resistive Divider

External Restive Divider Combinations Output Voltage (V) R1 ($k\Omega$) R2 $(k\Omega)$ 0.9 12.4 100 1 12.4 49.9 1.2 12.4 24.9 1.5 12.4 14.3 12.4 1.8 10 2.5 12.4 5.9 3.3 3.74 11.8 2.55 4.5 11.8 5 12.4 2.37


Table 1. Recommended Feedback-Resistor Values

Table 2. Recommended External Components

Component Description		Vendor P/N
CFF, CNR/SS	10nF, 50V, X7R, 0603	GRM033R71E103KE14 (Murata)
CIN, *COUT	47μF, 10V, X5R, 0805	GRM21BR61A476ME15 (Murata)

^{*:} Considering the effective capacitance derated with biased voltage level, the Cour component needs satisfy the effective capacitance at least 10µF or above at targeted output level for stable and normal operation.





VOUT = VREF + 50mV + 400mV = 0.8V + 50mV + 400mV = 1.25V (Table 3. provides a full list for different VouT targets and the corresponding pin settings.)

Figure 2. Configuration Circuit for Adjusted VouT via PCB Layout





Table 3. Vout Select Pin Settings for Different Targets


Vour (V) 50mV 10mV 20mV 40mV 20mV 1,6V Vour (V) 50mV 10mV 20mV 40mV 80mV 1,6V 0.85 Open	V 00	50 37	400 11	200 11	400 11	200 1	4 63 7	V 00	E0 1/	400 11	000 11	400 11	000 11	4.637
0.85 GND Open						1								
0.9 Open GND Open Open Open 2.5 Open GND Open Open Open GND 0.95 GND GND Open		-	·	•					-		-	-	-	
Open		GND		Open		Open	Open		GND	-	Open	Open	Open	
1	0.9	Open	GND	Open	Open	Open	Open	2.5	Open	GND	Open	Open	Open	GND
1.05 GND Open GND Open Op	0.95	GND	GND	Open	Open	Open	Open	2.55	GND	GND	Open	Open	Open	GND
1.1 Open GND GND Open Open Open 2.7 Open GND GND Open Open Open GND GND GND Open Open Open GND GND Open Open Open GND O	1	Open	Open	GND	Open	Open	Open	2.6	Open	Open	GND	Open	Open	GND
1.15	1.05	GND	Open	GND	Open	Open	Open	2.65	GND	Open	GND	Open	Open	GND
1.2 Open Open GND Open Qpen Qpen Qpen Open GND Open GND 1.25 GND Open Qpen GND Open Qpen Qpen Qpen Qpen GND Open GND	1.1	Open	GND	GND	Open	Open	Open	2.7	Open	GND	GND	Open	Open	GND
1.25 GND Open Open GND Open Open Open GND Open	1.15	GND	GND	GND	Open	Open	Open	2.75	GND	GND	GND	Open	Open	GND
1.3 Open GND Open GND Open Open QPen GND Open G	1.2	Open	Open	Open	GND	Open	Open	2.8	Open	Open	Open	GND	Open	GND
1.35 GND GND Open GND Open Open QPen QPen GND Open GND Open GND Open GND Open GND QPen GND Q	1.25	GND	Open	Open	GND	Open	Open	2.85	GND	Open	Open	GND	Open	GND
1.4 Open Open GND Open Open Open Open GND Open GND Open GND 1.45 GND Open GND Open Open Open Open GND GND Open GND	1.3	Open	GND	Open	GND	Open	Open	2.9	Open	GND	Open	GND	Open	GND
1.45 GND Open GND GND Open Open Open GND Open GND Open GND Open GND Open GND Open GND GND Open GND 1.5 Open GND GND GND GND GND Open Open GND GND Open GND 1.6 Open	1.35	GND	GND	Open	GND	Open	Open	2.95	GND	GND	Open	GND	Open	GND
1.5 Open GND GND Open Open Open GND GND GND Open GND 1.55 GND GND GND GND GND Open Open Open GND GND GND Open GND 1.6 Open Open Open GND Open GND Open Open GND	1.4	Open	Open	GND	GND	Open	Open	3	Open	Open	GND	GND	Open	GND
1.55 GND GND GND GND Open Open Open 3.15 GND GND GND Open GND 1.6 Open Open Open GND Open GND Open GND GND GND 1.65 GND Open Open GND Open GND Open Open Open GND GND 1.7 Open GND Open GND Open GND Open GND	1.45	GND	Open	GND	GND	Open	Open	3.05	GND	Open	GND	GND	Open	GND
1.6 Open Open Open GND Open 3.2 Open Open Open GND GND GND Open GND	1.5	Open	GND	GND	GND	Open	Open	3.1	Open	GND	GND	GND	Open	GND
1.65 GND Open Open Open GND Open 3.25 GND Open Open GND GND 1.7 Open GND Open GND Open GND Open GND Open GND	1.55	GND	GND	GND	GND	Open	Open	3.15	GND	GND	GND	GND	Open	GND
1.7 Open GND Open GND Open 3.3 Open GND Open GND GN	1.6	Open	Open	Open	Open	GND	Open	3.2	Open	Open	Open	Open	GND	GND
1.75 GND GND Open Open GND Open GND Open GND Open GND G	1.65	GND	Open	Open	Open	GND	Open	3.25	GND	Open	Open	Open	GND	GND
1.8 Open Open GND	1.7	Open	GND	Open	Open	GND	Open	3.3	Open	GND	Open	Open	GND	GND
1.85 GND Open GND Open GND Open GND Open GND Open GND G	1.75	GND	GND	Open	Open	GND	Open	3.35	GND	GND	Open	Open	GND	GND
1.9 Open GND Open GND Open 3.5 Open GND GND Open GND GN	1.8	Open	Open	GND	Open	GND	Open	3.4	Open	Open	GND	Open	GND	GND
1.95 GND GND GND Open GND Open GND Open GND Open GND GN	1.85	GND	Open	GND	Open	GND	Open	3.45	GND	Open	GND	Open	GND	GND
2OpenOpenOpenGNDGNDOpen3.6OpenOpenOpenGNDGNDGND2.05GNDOpenOpenGNDGNDOpen3.65GNDOpenOpenGNDGNDGND2.1OpenGNDOpenGNDOpenGNDOpenGNDOpenGNDOpenGNDOpenGNDGNDGND2.15GNDGNDOpenGNDOpenGNDG	1.9	Open	GND	GND	Open	GND	Open	3.5	Open	GND	GND	Open	GND	GND
2.05 GND Open GND GND GND Open 3.65 GND Open Open GND GND GND 2.1 Open GND Open GND Open GND Open GND GND <td< td=""><td>1.95</td><td>GND</td><td>GND</td><td>GND</td><td>Open</td><td>GND</td><td>Open</td><td>3.55</td><td>GND</td><td>GND</td><td>GND</td><td>Open</td><td>GND</td><td>GND</td></td<>	1.95	GND	GND	GND	Open	GND	Open	3.55	GND	GND	GND	Open	GND	GND
2.1 Open GND Open GND Open GND Open GND Open GND GN	2	Open	Open	Open	GND	GND	Open	3.6	Open	Open	Open	GND	GND	GND
2.15 GND GND Open GND GND Open 3.75 GND GND Open GND GN	2.05	GND	Open	Open	GND	GND	Open	3.65	GND	Open	Open	GND	GND	GND
2.2OpenOpenGNDGNDGNDOpen3.8OpenOpenGNDGNDGNDGNDGND2.25GNDOpenGNDGNDGNDOpen3.85GNDOpenGNDGNDGNDGNDGND2.3OpenGNDGNDGNDGNDOpenGNDGNDGNDGNDGND	2.1	Open	GND	Open	GND	GND	Open	3.7	Open	GND	Open	GND	GND	GND
2.25GNDOpenGNDGNDGNDOpen3.85GNDOpenGNDGNDGNDGND2.3OpenGNDGNDGNDOpen3.9OpenGNDGNDGNDGNDGNDGND	2.15	GND	GND	Open	GND	GND	Open	3.75	GND	GND	Open	GND	GND	GND
2.3 Open GND GND GND GND Open 3.9 Open GND GND GND GND GND	2.2	Open	Open	GND	GND	GND	Open	3.8	Open	Open	GND	GND	GND	GND
2.3 Open GND GND GND GND Open 3.9 Open GND GND GND GND GND	2.25	GND	Open	GND	GND	GND	Open	3.85	GND	Open	GND	GND	GND	GND
2.35 GND	2.3	Open	-	GND	GND	GND	-	3.9	Open	GND	GND	GND	GND	GND
בייס באום	2.35	GND	GND	GND	GND	GND	Open	3.95	GND	GND	GND	GND	GND	GND





16 Typical Operating Characteristics
















RICHTEK is a registered trademark of Richtek Technology Corporation.


January 2024


DSQ2537-04






















Load Transient Response




Load Transient Response vs. Load Slew Rate









Dropout Voltage vs. Input Voltage



Dropout Voltage vs. Output Current



Dropout Voltage vs. Output Current



Copyright © 2024 Richtek Technology Corporation. All rights reserved.

RICHTEK

is a registered trademark of Richtek Technology Corporation.

DSQ2537-04 January 2024



17 Operation

The RTQ2537 operates with single supply input ranging from 1.1V to 6.5V and is capable of delivering up to 4A current to the output. The device features high PSRR and low noise to provide a clean supply to the application.

A low-noise reference and error amplifier are included to reduce device noise. The NR/SS capacitor filters the noise from the reference, and the feed-forward capacitor filters the noise from the error amplifier. The high power-supply rejection ratio (PSRR) of the RTQ2537 minimizes the coupling of input supply noise to the output.

17.1 Enable and Shutdown

The RTQ2537 provides an EN pin, as an external chip enable control, to enable or disable the device. VEN below 0.5 V turns the regulator off and enters the shutdown mode, while VEN above 1.1V turns the regulator on. When the regulator is shutdown, the ground current is reduced to a maximum of 25μ A. The enable circuitry has hysteresis (typically 50mV) for use with relatively slowly ramping analog signals.

If not used, connect the EN pin as close as possible to the largest capacitance on the input to prevent voltage droops on the VIN line from triggering the enable circuit.

17.2 VOUT Programming Pins

The built-in matched feedback resistor network of the RTQ2537 can set the output voltage. The output voltage can be programmed from 0.8V to 3.95V in 50mV steps when tying these programming pins (Pins 5 to 11) to ground. Tying any of the VOUT programming pins to SNS can lower the value of the upper resistor divider. Hence the VOUT programming resolution is increased.

17.3 Programmable Soft-Start

The noise-reduction capacitor (CNR/SS) reduces noise and programs the soft-start ramp time during turn-on. When EN and UVLO exceed the respective threshold voltage, the RTQ2537 activates a quick-start circuit to charge the noise reduction capacitor (CNR/SS) and then the output voltage ramps up.

17.4 Power Good

The power-good circuit monitors the feedback pin voltage to indicate the status of the output voltage. The open-drain PGOOD pin requires an external pull-up resistor to an external supply, and any downstream device can receive power-good as a logic signal that can be used for sequencing. A pull-up resistor from $10k\Omega$ to $100k\Omega$ is recommended. Make sure that the external pull-up supply voltage results in a valid logic signal for the receiving device or devices.

After start-up, the PGOOD pin becomes high impedance when the feedback voltage exceeds VPGOOD_HYS (typically 90% of 0.8V reference voltage level). The PGOOD is pulled to GND when the feedback pin voltage falls below the VIT_PGOOD, When EN is low, the current limit or OTP levels are reached.

17.5 Undervoltage Lockout (UVLO)

The UVLO circuit monitors the input voltage to prevent the device from turning on before VIN rises above the VUVLO threshold. The UVLO circuit also disables the output of the device when VIN falls below the lockout voltage ($VUVLO - \Delta VUVLO$). The UVLO circuit responds quickly to glitches on VIN and attempts to disable the output of the device if VIN collapses.



17.6 Internal Current Limit (ILIM)

The RTQ2537 continuously monitors the output current to protect the device against high load current faults or short events. The current limit circuitry is not intended to allow operation above the rated current of the device. Continuously running the RTQ2537 above the rated current degrades the reliability of the device.

During current limit, the output voltage falls when load impedance decreases. If the output voltage is low, excessive power may cause the output thermal shutdown.

A foldback feature limits the short-circuit current to protect the regulator from damage under all load conditions. If the load current demand exceeds the foldback current limit before EN goes high, the device does not turn on.

17.7 Over-Temperature Protection (OTP)

The RTQ2537 implements thermal shutdown protection. The device is disabled when the junction temperature (TJ) exceeds 160°C (typical). The LDO automatically turns on again when the temperature falls below 140°C (typical). For reliable operation, limit the junction temperature to a maximum of 125°C. Continuously running the RTQ2537 into thermal shutdown or above a junction temperature of 125°C reduces long-term reliability.

17.8 Output Active Discharge

When the device is disabled, the RTQ2537 discharges the LDO output (via VOUT pins) through an internal current sink to ground. Do not rely on the active discharge circuit for discharging a large amount of output capacitance after the input supply collapses because reverse current can possibly flow from the output to the input. External current protection should be added if the device work at reverse voltage state.



18 Application Information

(Note 9)

The RTQ2537 is a high current, low-noise, high accuracy, low-dropout linear regulator which is capable of sourcing 4A with maximum dropout of 240mV. The input voltage operating range is 1.1V to 6.5V, and the adjustable output voltage is 0.8V to 5.5V according to the external resistor setting or 0.8V to 3.95V via PCB Layout to short specific pins and get the required output target.

18.1 Output Voltage Setting

The output voltage of the RTQ2537 can be set by external resistors or by using the output voltage setting pins (50mV, 100mV, 200mV, 400mV, 800mV and 1.6V) to achieve different output targets.

By using external resistors, the output voltage is determined by the values of R1 and R2 as shown in <u>Figure 3</u>. The values of R1 and R2 can be calculated for any voltage value using the following formula:

$$V_{OUT} = 0.8 \times \frac{R1 + R2}{R2}$$




Figure 3. Output Voltage Set by External Resistors

The RTQ2537 can also short pins 5, 6, 7, 9, 10, and 11 to ground and program the regulated output voltage level without external resistors after the SNS pin is connected to the VOUT. Pins 5, 6, 7, 9, 10, and 11 are connected with internal resistor pairs. Each pin is either connected to ground (active) or left open (floating).

Voltage programming is set as the sum of the internal reference voltage ($V_{REF} = 0.8V$) plus the accumulated sum of the respective voltages assigned to each active pin as illustrated in <u>Figure 4</u>.




Figure 4. Output Setting without External Resistors



Table 3. summarizes these voltage values associated with each active pin setting for reference. By leaving all programming pins open, or floating, the output is thereby programmed to the minimum possible output voltage which equals to VREF (0.8V). The maximum output target can be supported up to 3.95V after all pins 5, 6, 7, 9, 10 are shorted with ground at the same time.

18.2 Dropout Voltage

The dropout voltage refers to the voltage difference between the VIN and VOUT pins while operating at a specific output current. The dropout voltage VDROP can also be expressed as the voltage drop on the pass-FET at a specific output current (IRATED) while the pass-FET is fully operating in the Ω ic region and the pass-FET can be characterized as a resistance RDS(ON). Thus, the dropout voltage can be defined as (VDROP = VIN - VOUT = RDS(ON). x IRATED). For normal operation, the suggested LDO operating range is (VIN > VOUT + VDROP) for good transient response and PSRR performance. However, operation in the Ω ic region will degrade the performance severely.

18.3 CIN and COUT Selection

The RTQ2537 is designed to support low-series-resistance (ESR) ceramic capacitors. X7R, X5R, and COG-rated ceramic capacitors are recommended due to its good capacitive stability across different temperatures, whereas the use of Y5V-rated capacitors is not recommended because of large capacitance variations.

However, the capacitance of ceramic capacitors varies with operating voltage and temperature, and the design engineer must be aware of these characteristics. Ceramic capacitors are usually recommended to be derated by 50%. A 47μF or greater output ceramic capacitor (or 22μF effective capacitance) is suggested to ensure stability. Input capacitance is selected to minimize transient input drop during load current steps. For general applications, an input capacitor of at least 47µF is highly recommended for minimal input impedance. If the trace inductance between the RTQ2537 input pin and power supply is high, a fast load transient can cause VIN voltage level ringing above the absolute maximum voltage rating which damages the device. Adding more input capacitors is available to restrict the ringing and keep it below the device absolute maximum ratings.

Generally, a 47μF 0805-sized ceramic capacitor in parallel with two 10μF 0805-sized ceramic capacitor ensures the minimum effective capacitance at high input voltage and high output voltage requirement. Place these capacitors as close to the pins as possible for optimum performance and to ensure stability.

18.4 Feed-Forward Capacitor (CFF)

The RTQ2537 is designed to be stable without the external feed-forward capacitor (CFF). However, a 10nF external feed-forward capacitor optimizes the transient, noise, and PSRR performances. A higher capacitance of CFF can also be used, but the start-up time will be longer and the power-good signal will incorrectly indicate that the output voltage is settled.

18.5 Soft-Start and Noise Reduction (CNR/SS)

The RTQ2537 is designed for a programmable, monotonic soft-start time during the output rising, which can be achieved via an external capacitor (CNR/SS) on NR/SS pin. Using an external CNR/SS is recommended for general application, it is not only for the in-rush current minimization but also helps reduce the noise component from the internal reference.

During the monotonic start-up procedure, the error amplifier of the RTQ2537 tracks the voltage ramp of the external soft-start capacitor (CNR/SS) until the voltage approaches the internal reference 0.8V. The soft-start ramp time can be calculated with Equation a1, which depends on the soft-start charging current (INR/SS), the soft-start capacitance (CNR/SS), and the internal reference 0.8V (VREF).

> RICHTEK is a registered trademark of Richtek Technology Corporation.



$$t_{SS} = \frac{\left(V_{REF} \times C_{NR/SS}\right)}{I_{NR/SS}} \tag{a1}$$

For noise-reduction, CNR/SS in conjunction with an internal noise-reduction resistor forms a low-pass filter (LPF) and filters out the noise from the internal bandgap reference before being amplified via the error amplifier, thus reducing the total device noise floor.

18.6 Input Inrush Current

During start-up, the input Inrush current into the VIN pin consists of the sum of load current and the charging current of the output capacitor. The inrush current is difficult to measure because the input capacitor must be removed, which is not recommended. Generally, the soft-start inrush current can be estimated by Equation b1, where Vout(t) is the instantaneous output voltage of the power-on ramp, dVout(t)/dt is the slope of the Vout ramp and RLOAD is the resistive load impedance.

$$I_{OUT}\left(t\right) = \frac{\left(C_{OUT} \times dV_{OUT}\left(t\right)\right)}{dt} + \left(\frac{V_{OUT}\left(t\right)}{R_{LOAD}}\right) \tag{b1}$$

18.7 Undervoltage Lockout (UVLO)

The Undervoltage Lockout (UVLO) threshold is the minimum input operational voltage range that ensures the device stays disabled. Figure 5 explains that the UVLO circuits are triggered between three different input voltage events (duration a, b and c), assuming VEN ≥ VEN H all the time. For duration "a", the input voltage starts rising. When VIN is over the UVLO rising threshold, VOUT starts the power-on process. Then when Vout reaches the target level, it is under regulation. During "b", although the power line has a voltage drop, it does not drop below the UVLO low threshold (falling threshold). As a result, the device maintains normal operation, and VouT is still regulated. At duration "c", VIN drops below the UVLO falling threshold, so the control loop is disabled and there is no regulation. Meanwhile, Vout drops. For general application, instant power line transient with long power trace at the VIN pin may have V_{IN} level unstable and force a trap as shown in duration "c" which makes V_{OUT} collapse. In this case, adding more input capacitance or improving input trace layout on PCB are effective to improve input power stabilization.




Figure 5. Undervoltage Lockout Trigging Conditions and Output Variation



18.8 Power-Good (PGOOD) Function

The power-good function monitors the voltage level at the feedback pin to indicate that the output voltage status is normal or not. This function enables others devices receive the RTQ2537's power-good signal as a logic signal that can be used for the sequence design of the system application. The PGOOD pin is an open-drain structure and an external pull-up resistor connected to an external supply is necessary. The pull-up resistor value between $10k\Omega$ to $100k\Omega$ is recommended for proper operation. The lower limit of $10k\Omega$ results from the maximum pull-down strength of the power-good transistor, and the upper limit of $100k\Omega$ results from the maximum leakage current at the power-good node.

Figure 6 demonstrates some PGOOD scenarios versus VIN, EN and protection status. During "a", VEN is higher than the VEN H threshold, and the device is under operation. In this period, Vout starts rising (the rising time is related to the soft-start capacitor CNR/ss). When Vout is over the PGOOD hysteresis threshold, the reflected feedback voltage VFB exceeds VPGOOD HYS threshold. Consequently, the PGOOD pin becomes a high impedance node. The duration "b" indicates some unpredictable operation (ex: OTP, OCP or severe output voltage drop caused by very fast load variation). When VFB is lower than the VIT PGOOD threshold, VPGOOD is pulled to GND, which indicates that the output voltage is not ready. In duration "c" VOUT has a small drop which is not lower than the PGOOD falling threshold; the PGOOD pin remains in high impedance. After VEN becomes logic "0" VPGOOD is pulled to GND as shown in duration "d".




Figure 6. PGOOD Trigger Scenario with Different Operating Status

18.9 Reverse Current Protection

The reverse current from VOUT to VIN that flows through the body diode of the pass element instead of the normal conducting channel can happen if the maximum VOUT exceeds VIN + 0.3V; in this case, the pass element may be damaged.

For example, if the output is biased above the input supply voltage level or the input supply has an instant drop at light load operation that makes VIN < VOUT. As shown in Figure 7, an external Schottky diode can be added to prevent the pass element be damaged from the reverse current.




Figure 7. Application Circuit for Reverse Current Protection

Copyright © 2024 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. DSQ2537-04 January 2024 www.richtek.com

21



18.10 Thermal Considerations

Thermal protection limits power dissipation in the RTQ2537. When power dissipation on the pass element (PDIS = $(VIN - VOUT) \times IOUT$) is too high and raises the junction operation temperature over 160°C, the OTP circuit starts the thermal shutdown function and turns the pass element off. The pass element turns on again after the junction temperature cools down by 20°C.

The output is shorted to ground when there is short circuit at the output. This procedure can reduce the chip temperature and provide maximum safety to end users when output short circuit occurs.

The junction temperature should never exceed the absolute maximum junction temperature T_{J(MAX)}, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

 $PD(MAX) = (TJ(MAX) - TA)/\theta JA$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125° C. The junction-to-ambient thermal resistance, θ_{JA} , is highly package dependent. For a VQFN-20L 3.5x3.5 package, the thermal resistance, θ_{JA} , is 39.33° C/W on a high effective-thermal-conductivity four-layer test board. The maximum power dissipation at $T_A = 25^{\circ}$ C can be calculated as below:

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C)/(39.33^{\circ}C/W) = 2.54W$ for a VQFN-20L 3.5x3.5 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed $T_{J(MAX)}$ and the thermal resistance, θ_{JA} . The derating curve in <u>Figure 8</u> allow the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 8. Derating Curve of Maximum Power Dissipation

18.11 Layout Considerations

For best performance of the RTQ2537, the PCB layout suggestions below are highly recommended. All circuit components should be placed on the same side and as close to the respective LDO pin as possible. Place the ground return path connection to the input and output capacitor. Connect the ground plane with a wide copper

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



surface for good thermal dissipation. Using vias and long power traces for the input and output capacitors connections is not recommended and has negative effects on performance. Figure 9 shows a layout example that reduces conduction trace loops, helping to minimize inductive parasitics and load transient effects while improving the circuit stability.




Figure 9. PCB Layout Guide


Note 9. The information provided in this section is for reference only. The customer is solely responsible for the designing, validating, and testing your product incorporating Richtek's product and ensure such product meets applicable standards and any safety, security, or other requirements.


DSQ2537-04 January 2024 www.richtek.com

Copyright © 2024 Richtek Technology Corporation. All rights reserved.



19 Outline Dimension





DETAIL A

Pin #1 ID and Tie Bar Mark Options


Note: The configuration of the Pin#1 identifier is optional, but must be located within the zone indicated.

Symbol	Dimensions I	n Millimeters	Dimension	s In Inches
Symbol	Min	Max	Min	Max
А	0.800	1.000	0.031	0.039
A1	0.000	0.050	0.000	0.002
A3	0.175	0.250	0.007	0.010
b	0.200	0.300	0.008	0.012
D	3.400	3.600	0.134	0.142
D2	2.000	2.100	0.079	0.083
Е	3.400	3.600	0.134	0.142
E2	2.000	2.100	0.079	0.083
е	0.5	500	0.0)20
L	0.350	0.450	0.014	0.018

V-Type 20L QFN 3.5x3.5 Package



20 Footprint Information




Dookogo	Number of		Footprint Dimension (mm)								Toloropoo
Package	Pin	Р	Ax	Ау	Вх	Ву	С	D	Sx	Sy	Tolerance
V/W/U/XQFN3.5*3.5-20	20	0.50	4.30	4.30	2.60	2.60	0.85	0.35	2.15	2.15	±0.05


Copyright © 2024 Richtek Technology Corporation. All rights reserved.




21 Packing Information


21.1 Tape and Reel Data







Package Type	(W1) (mm) (P) (mm)		Reel Siz	ze (A) (in)	Units per Reel	Trailer (mm)	Leader (mm)	Reel Width (W2) Min./Max. (mm)
QFN/DFN 3.5x3.5	12	8	180	7	1,500	160	600	12.4/14.4



C, D, and K are determined by component size.

The clearance between the components and the cavity is as follows:

- For 12mm carrier tape: 0.5mm max.

Tape Size	W1	Р		В		F		Ø٦		Н
	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.
12mm	12.3mm	7.9mm	8.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	0.6mm



21.2 Tape and Reel Packing

Step	Photo/Description	Step	Photo/Description
1	Reel 7"	4	RICHTEK MAN AND STREET OF THE
	INGGI /		o reels per inner box box A
2	HIC & Desiccant (1 Unit) inside	5	12 inner boxes per outer box
3	ROTE-A TO THE STATE OF THE STAT	6	RICHTEK RICH FROM
	Caution label is on backside of Al bag		Outer box Carton A

Container	R	eel			Вох			Carton			
Package	Size	Units	Item	Size(cm)	Weight(Kg)	Reels	Units	Item	Size(cm)	Boxes	Unit
QFN/DFN	7"		Box A	18.3*18.3*8.0	0.1	3	4,500	Carton A	38.3*27.2*38.3	12	54,000
3.5x3.5	,	1,500	Box E	18.6*18.6*3.5	0.03	1	1,500		For Combined or Pa	artial Reel.	

Copyright © 2024 Richtek Technology Corporation. All rights reserved.

DSQ2537-04 January 2024 www.richtek.com



21.3 Packing Material Anti-ESD Property

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
Ω /cm 2	10 ⁴ to 10 ¹¹					

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patients or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2024 Richtek Technology Corporation. All rights reserved.



22 Datasheet Revision History

Version	Date	Description	Item
01	2022/12/7	Modify	Operation on P15 Packing Information on P25, 26, 27
02	2023/3/1	Modify	Packing Information on P25, 26, 27
03	2023/5/24	Modify	Pin Configuration on P2 Functional Pin Description on P4 Functional Block Diagram on P5 Typical Application Circuit on P9 Application Information on P17, 18
04	2024/1/29	Modify	Features on P1 Ordering Information on P2 Thermal Information on P6 Application Information on P21, 22