


1A, Low Noise, Ultra High PSRR, Low-Dropout Linear Regulator

General Description

The RTQ2510 is a high performance positive low dropout (LDO) regulator designed for applications requiring very low dropout voltage and ultra high Power Supply Ripple Rejection (PSRR) at up to 1A. The input voltage range is from 2.2V to 6V and the output voltage is programmable as low as 0.8V. The P-MOSFET switch provides excellent transient response with only a $4.7\mu F$ ceramic output capacitor. The external enable control effectively reduces power dissipation while shutdown and further output noise immunity is achieved through bypass capacitor on NR pin. Additionally, the RTQ2510 features a precise 3% output regulation over line, load, and temperature variations. The device is available in the VDFN-8L 3x3 package and is specified from $-40^{\circ}C$ to $125^{\circ}C$.

Ordering Information



Note:

Richtek products are Richtek Green Policy compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.

Features


- AEC-Q100 Grade 1 Qualified
- Very Low Dropout: 170mV Typical at 1A
- Ultra High PSRR: 63dB @ 1kHz, 38dB @ 1MHz
- Input Voltage Range: 2.2V to 6V
- Adjustable Output Voltage: 0.8V to 5.5V
- -40°C to 125°C Operating Junction Temperature Range
- Excellent Noise Immunity
- Fast Response Over Load and Line Transient
- Stable with a 4.7μF Output Ceramic Capacitor
- Accurate Output Voltage 3% Over Load, Line, Process, and Temperature Variations
- Enable Control
- Over-Current Protection
- Over-Temperature Protection

Applications

- In-Vehicle Infotainment Systems
- Telematics Control Units
- Instrument Clusters
- Automotive Head Units
- ADAS Camera and Radar
- Navigation Systems

Pin Configuration

(TOP VIEW)



VDFN-8L 3x3




Marking Information

VU=YM DNN VU=: Product Code YMDNN: Date Code

Functional Pin Description

Pin No.	Pin Name	Pin Function
1, 2	VOUT	Output of the regulator. Decouple this pin to GND with at least $4.7\mu\text{F}$ for stability.
3	FB	Feedback voltage input. This pin is used to set the desired output voltage via an external resistive divider. The feedback reference voltage is 0.8V typically.
4, 9 (Exposed Pad)	GND	System ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.
5	EN	Enable control input. Connecting this pin to logic high enables the regulator or driving this pin low puts it into shutdown mode. EN can be connected to IN if not used. (EN pin is not allowed to be left floating.)
6	NR	Noise reduction input. Decouple this pin to GND with an external capacitor can not only reduce output noise to very low levels but also slow down the VOUT rise like a soft-start behavior.
7, 8	VIN	Supply input. A minimum of $1\mu F$ ceramic capacitor should be placed as close as possible to this pin for better noise rejection.

Functional Block Diagram





Operation

The RTQ2510 is a low noise, high PSRR LDO which supports very low dropout operation. The operating input range from 2.2V to 6V, the output voltage is programmable as low to 0.8V and the output current can be up to 1A. The internal compensation network is well designed to achieve fast transient response with good stability.

In steady-state operation, the feedback voltage is regulated to the reference voltage by the internal regulator. When the feedback voltage signal is less than the reference, the output current passes through the power MOSFET will be increased. The extra amount of the current is sent to the output until the voltage level of FB pin returns to the reference.

On the other hand, if the feedback voltage is higher than the reference, the power MOSFET current is decreased. The excess charge at the output can be released by the loading current.

Start-Up

The RTQ2510 has a quick-start circuit to charge the noise reduction capacitor (C_{NR}). The switch of the quick-start circuit is closed at start up.

To reduce the noise from bandgap, there is a low-pass (RC) filter consist of the C_{NR} and the resistance which is connected with bandgap, as Functional Block Diagrams present.

At the start-up, the quick-start switch is closed, with only $35 \mathrm{k}\Omega$ resistance between bandgap and NR pin. The quick-start switch opens approximate 2ms after the device is enabled, and the resistance between NR and bandgap is about $224 \mathrm{k}\Omega$ to form a very good low pass filter and with great noise reduction performance.

The $35k\Omega$ resistance is used to slow down the reference voltage ramp to avoid inrush current at chip start-up, and the start-up time can be calculated as :

$$t_{SS}(sec) = 160000 \times C_{NR}(F)$$
 (1)

It is recommended the C_{NR} value is larger than $0.01\mu F$ to reduce noise, and low leakage ceramic capacitors are suitable. However, with too large C_{NR} will extend the startup time very long if the C_{NR} is not fully charged during

2ms and opens the quick-start switch. The C_{NR} will be charged through higher resistance $224k\Omega$ and takes much longer time to finish the start up process.

Enable and Shutdown Operation

The RTQ2510 goes into sleep mode when the EN pin is in a logic low condition. In this condition, the pass transistor, error amplifier, and bandgap are all turned off, reducing the supply current to only $2\mu A$ (max.). If the shutdown mode is not required, the EN pin can be directly tied to VIN pin to keep the LDO on.

Current Limit

The RTQ2510 continuously monitors the output current to protect the pass transistor against abnormal operations. When an overload or short circuit is encountered, the current limit circuitry controls the pass transistor's gate voltage to limit the output within the predefined range. By reason of the build-in body diode, the pass transistor conducts current when the output voltage exceeds input voltage. Since the current is not limited, external current protection should be added if device may work at reverse voltage state.

Over-Temperature Protection (OTP)

The RTQ2510 has an over-temperature protection. When the device triggers the OTP, the device shuts down until the temperature back to normal state.

Undervoltage Lockout (UVLO)

The RTQ2510 utilizes an undervoltage lockout circuit to keep the output shutdown until the internal circuitry is operating properly. The UVLO circuit has a de-glitch feature so that it typically ignores undershoot transients on the input if they are less than $30\mu s$ duration.



Absolute Maximum Ratings (Note 1)

• All Pins	0.3V to 7V
 Power Dissipation, P_D @ T_A = 25°C 	
VDFN-8L 3x3	3.22W
Package Thermal Resistance (Note 2)	
VDFN-8L 3x3, θ_{JA}	31°C/W
VDFN-8L 3x3, θ_{JC}	8°C/W
VDFN-8L 3x3, θ_{JB}	16.2°C/W
• Lead Temperature (Soldering, 10 sec.)	260°C
• Junction Temperature	150°C
Storage Temperature Range	65°C to 150°C
• ESD Susceptibility (Note 3)	
HBM (Human Body Model)	2kV
Recommended Operating Conditions (Note 4)	
• Supply Voltage, VIN	2.2V to 6V

Electrical Characteristics

 $(V_{IN} = V_{OUT} + 0.5V \text{ or } 2.2V, V_{OUT} = 0.8V \text{ and } 5.5V, I_{OUT} = 1\text{mA}, V_{EN} = 2.2V, C_{NR} = 10\text{nF}, C_{OUT} = 4.7\mu\text{F}, T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}, \text{unless otherwise specified})$

• Junction Temperature Range ----- --- -40°C to 125°C

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
Supply Voltage							
Input Operating Voltage	VIN		2.2		6		
Under-Voltage Lockout Threshold	Vuvlo	R _{OUT} = 1kΩ	1.86	2	2.1	V	
Under-Voltage Lockout Threshold Hysteresis	ΔVυνιο	$R_{OUT} = 1k\Omega$		200		mV	
Shutdown Current	lavav	$ \begin{aligned} &V_{EN} \leq 0.4 \text{V, } V_{IN} \geq 2.2 \text{V, } R_{OUT} = 1 \text{k}\Omega, \\ &0^{\circ} C \leq T_{J} \leq 85^{\circ} C \end{aligned} $		0.2	2	^	
	ISHDN	$ \begin{aligned} &V_{EN} \leq 0.4 \text{V, } V_{IN} \geq 2.2 \text{V, } R_{OUT} = 1 \text{k}\Omega, \\ &-40^{\circ} C \leq T_{J} \leq 125^{\circ} C \end{aligned} $		0.2	5	μΑ	
Quiescent Current	IQ			190	350	μΑ	
Output Voltage							
Output Supply Voltage			0.8		5.5	V	
Output Supply Voltage	V _О	$\label{eq:controller} \begin{split} V_{OUT} + 0.5 V &\leq V_{IN} \leq 6 V, \ V_{IN} \geq 2.5 V, \\ 100 mA &\leq I_{OUT} \leq 500 mA, \\ 0^{\circ}C &\leq T_{J} \leq 85^{\circ}C \end{split}$	-2		+2	%	
Accuracy (Note 5)		$\label{eq:vout} \begin{array}{l} V_{OUT} + 0.5V \leq V_{IN} \leq 6V, V_{IN} \geq 2.2V, \\ 100mA \leq I_{OUT} \leq 1A \end{array}$	-3	±0.3	+3		
Line Regulation	ΔVουτ/ΔVιν	$\label{eq:Vout + 0.5V lower energy} \begin{split} V_{OUT} + 0.5V & \leq V_{IN} \leq 6V, \ V_{IN} \geq 2.2V, \\ I_{OUT} = 100 mA \end{split}$		0.2		%	
Load Regulation	ΔV _{OUT} /Δl _{OUT}	$100mA \le I_{OUT} \le 1A$		0.3		%	




Parameter	Symbol	Test	Condition	ons	Min	Тур	Max	Unit	
Enable Voltage	•								
Enable Threshold Voltage	VIH	V _{EN} rising	2.2V ≤ R _{OUT} =	$V_{IN} \le 6V$, = $1k\Omega$	1.2			V	
voltage	VIL	VEN falling, ROUT	= 1kΩ				0.4		
Enable Input Current	Іін	$V_{IN} = 6V$, $V_{EN} = 6$	6V			0.02	1	μА	
Feedback Input Current	I _{FB}	V _{IN} = 5.5V, V _{FB} =	V8.0			0.02	1	μА	
Current Limit									
Output Current Limit	ILIM	V _{IN} = 3.3V, V _{OUT}	= 0.85	x Vout	1.1	1.4	2	Α	
Power-Up Time	•								
Power-Up Time		$V_{OUT} = 3.3V,$ $R_{OUT} = 3.3k\Omega,$		C _{NR} = 1nF		0.16		ms	
Power-op Time		$C_{OUT} = 4.7 \mu F$		C _{NR} = 10nF		1.6		1115	
Dropout Voltage									
				$V_{IN} \ge 2.2V$, $I_{OUT} = 500$ mA			160		
Dropout Voltage	VDROP	V _{OUT} + 0.5V ≤ V _{II} V _{FB} = 0V	$N \le 6V$,	V _{IN} ≥ 2.5V, I _{OUT} = 750mA			210	mV	
				V _{IN} ≥ 2.5V, I _{OUT} = 1A			370		
Power Supply Ripple R	ejection and N	Noise							
				f = 100Hz		48			
Power Supply Ripple	DCDD	$V_{IN} = 4.3V, V_{OUT}$	= 3.3 V,	f = 1kHz		63] _ [
Rejection	PSRR	I _{OUT} = 750mA (Note 6)		f = 10kHz		63		dB	
		(1.0.0 0)		f = 1MHz		38			
		BW = 100Hz to 1	00kHz	C _{NR} = 1nF		15.6 х Vouт			
Output Noise Voltage		V _{IN} = 4.3V, V _{OUT} I _{OUT} = 100mA		C _{NR} = 10nF		15.6 x Vout		μVRMS	
		(Note 6)		C _{NR} = 0.1μF		15.1 x V _{OUT}			
Over-Temperature Prot	ection	•						•	
Thermal Shutdown	T _{SD}	(Note 6)				160			
Thermal Shutdown Recovery		(Note 6)				140		°C	




- Note 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 2. θ_{JA} is measured under natural convection (still air) at T_A = 25°C with the component mounted on a high effectivethermal-conductivity four-layer test board on a JEDEC 51-7 thermal measurement standard. θ_{JC} is measured at the exposed pad of the package.
- Note 3. Devices are ESD sensitive. Handling precautions are recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.
- Note 5. The spec doesn't cover the tolerances from external resistors, and which is not tested at condition of V_{OUT} = 0.8V, 4.5V \leq V_{IN} \leq 6V, and 750mA \leq I_{OUT} \leq 1A since the power dissipation of the device is totally higher than the maximum rating of the package to lead a thermal shutdown issue.
- Note 6. Guarantee by design.


Typical Application Circuit








Typical Operating Characteristics















Copyright ©2023 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.







Application Information

Richtek's component specification does not include the following information in the Application Information section. Thereby no warranty is given regarding its validity and accuracy. Customers should take responsibility to verify their own designs and reserve suitable design margin to ensure the functional suitability of their components and systems.

The RTQ2510 is a low voltage, low dropout linear regulator with input voltage from 2.2V to 6V and a fixed output voltage from 0.8V to 5.5V.

Dropout Voltage

The dropout voltage refers to the voltage difference between the VIN and VOUT pins while operating at specific output current. The dropout voltage V_{DO} also can be expressed as the voltage drop on the pass-FET at specific output current(I_{RATED}) while the pass-FET is fully operating at ohmic region and the pass-FET can be characterized as an resistance $R_{DS(ON)}$. Thus, the dropout voltage can be defined as ($V_{DO} = V_{VIN} - V_{VOUT} = R_{DS(ON)}$ x I_{RATED}).

For normal operation, the suggested LDO operating range is $(V_{VIN} > V_{VOUT} + V_{DO})$ for good transient response and PSRR ability. Vice versa, while operating at the ohmic region will degrade these performance severely.

Output Voltage Setting

For the RTQ2510, the voltage on the FB pin sets the output voltage and is determined by the values of R1 and R2. The values of R1 and R2 can be calculated for any voltage using the formula given in the equation below:

$$V_{OUT} = \frac{(R1 + R2)}{R2} \times 0.8$$

Using lower values for R1 and R2 is recommended to reduces the noise injected from the FB pin. Note that R1 is connected from VOUT pin to FB pin, and R2 is connected from FB to GND.

Chip Enable Operation

The EN pin is the chip enable input. Pull the EN pin low (<0.4V) will shut down the device. During shutdown mode, the RTQ2510 quiescent current drops to lower than $2\mu A$. Drive the EN pin to high (>1.2V, <6V) will turn on the device again. For external timing control (e.g.RC), the EN pin can also be externally pulled to High by adding a $100k\Omega$ or greater resistor from the VIN pin.

Current Limit

The RTQ2510 continuously monitors the output current to protect the pass transistor against abnormal operations. When an overload or short circuit is encountered, the current limit circuitry controls the pass transistor's gate voltage to limit the output within the predefined range. By reason of the build-in body diode, the pass transistor conducts current when the output voltage exceeds input voltage. Since the current is not limited, external current protection should be added if device may work at reverse voltage state.

CIN and COUT Selection

Like any low dropout regulator, the external capacitors of the RTQ2510 must be carefully selected for regulator stability and performance. Using a capacitor of at least $4.7\mu F$ is suitable. The input capacitor must be located at a distance of no more than 0.5 inch from the input pin of the chip. Any good quality ceramic capacitor can be used. However, a capacitor with larger value and lower ESR (Equivalent Series Resistance) is recommended since it will provide better PSRR and line transient response.

The RTQ2510 is designed specifically to work with low ESR ceramic output capacitor for space saving and performance consideration. Using a ceramic capacitor with capacitance of at least $4.7\mu F$ on the RTQ2510 output ensures stability.

Output Noise

Generally speaking, the dominant noise source is from the internal bandgap for most LDOs. With the noise reduction capacitor connecting to the NR pin of the RTQ2510, the noise component contributed from bandgap will not be significantly. Instead, the most noise source comes from the the output resistor divider and the error amplifier input. For general application to minimize noise, using a $0.01\mu F$ noise-reduction capacitor (C_{NR}) is recommended.



Thermal Considerations

Thermal protection limits power dissipation in the RTQ2510. When the operation junction temperature exceeds 160°C, the OTP circuit starts the thermal shutdown function and turns the pass element off. The pass element turns on again after the junction temperature cools down by 20°C.

The RTQ2510 output voltage will be closed to zero when output short circuit occurs as shown in Figure 1. It can reduce the chip temperature and provides maximum safety to end users when output short circuit occurs.




Figure 1. Short-Circuit Protection when Output Short-Circuit Occurs

The junction temperature should never exceed the absolute maximum junction temperature T_{J(MAX)}, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance, θ_{JA} , is highly package dependent. For a

VDFN-8L 3x3 package, the thermal resistance, θ_{JA} , is 31°C/W on a standard JEDEC 51-7 high effective-thermalconductivity four-layer test board. The maximum power dissipation at $T_A = 25^{\circ}C$ can be calculated as below:

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (31^{\circ}C/W) = 3.22W$ for a VDFN-8L 3x3 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed T_{J(MAX)} and the thermal resistance, θ_{JA} . The derating curves in Figure 2 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 2. Derating Curve of Maximum Power Dissipation

www.richtek.com



Layout Consideration






Figure 3. PCB Layout Guide



Outline Dimension





DETAIL A

Pin #1 ID and Tie Bar Mark Options


Note: The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Symbol	Dimensions I	n Millimeters	Dimensions In Inches			
Symbol	Min	Max	Min	Max		
Α	0.700	0.900	0.027	0.035		
A1	0.000	0.050	0.000	0.002		
А3	0.175	0.250	0.007	0.010		
b	0.200	0.300	0.008	0.012		
D	2.950	3.050	0.116	0.120		
D2	2.100	2.350	0.083	0.093		
E	2.950	3.050	0.116	0.120		
E2	1.350	1.600	0.053	0.063		
е	0.6	550	0.026			
L	0.425	0.525	0.017	0.021		

V-Type 8L DFN 3x3 Package



Footprint Information





Package	Number of	r of Footprint Dimension (mm)								Tolerance
Fackage	Pin	Р	Α	В	С	D	Sx	Sy	М	Tolerance
V/W/U/XDFN3*3-8	8	0.65	3.80	1.94	0.93	0.35	2.30	1.50	2.30	±0.05




Packing Information


Tape and Reel Data







Package Type	Tape Size (W1) (mm)	Pocket Pitch (P) (mm)	Reel Si (mm)	ze (A) (in)	Units per Reel	Trailer (mm)	Leader (mm)	Reel Width (W2) Min./Max. (mm)
QFN/DFN 3x3	12	8	180	7	1,500	160	600	12.4/14.4



C, D and K are determined by component size.

The clearance between the components and the cavity is as follows:

- For 12mm carrier tape: 0.5mm max.

Tana Siza	W1	F	Р		В		F		Ø٦	
Tape Size	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.
12mm	12.3mm	7.9mm	8.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	0.6mm



Tape and Reel Packing

Step	Photo/Description	Step	Photo/Description
1	Reel 7"	4	3 reels per inner box Box A
2	HIC & Desiccant (1 Unit) inside	5	12 inner boxes per outer box
3	Caution label is on backside of Al bag	6	Outer box Carton A

Container	R	Reel	Вох				Carton			
Package	Size	Units	Item Size(cm)		Reels	Units	Item	Size(cm)	Boxes	Unit
OFN/DEN 0.0	7"	4.500	Box A	18.3*18.3*8.0	3	4,500	Carton A	38.3*27.2*38.3	12	54,000
QFN/DFN 3x3	, ,	1,500	Box E	18.6*18.6*3.5	1	1,500		For Combined or F	Partial Reel.	

Copyright ©2023 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.



Packing Material Anti-ESD Property

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
Ω/cm^2	10 ⁴ to 10 ¹¹					

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.



Datasheet Revision History

Version	Date	Description	ltem
00	2023/8/18	Final	Ordering Information on P1 Marking Information on P2 Packing Information on P14, 15, 16
01	2023/9/25	Modify	Typical Operating Characteristics on P7