







RTQ2134-QA

2.1MHz, 20A Multi-Phase Buck Converter with I²C Interface

1 General Description

The RTQ2134-QA is a multi-phase, programmable power management IC that integrates with four high-efficient, synchronous buck converter cores. The RTQ2134-QA can be 2 + 2 and 2 + 1 + 1 output by OTP. It also features wide output voltage range and the capability to configure the corresponding power stages, which make the device optimized to meet power management requirements for low-power processors, such as core power for CPUs and GPUs. The RTQ2134-QA supports many programmable functions including voltage level, slew rate of voltage change, and slew rate of soft-start via an I²C interface capable of operating up to 3.4MHz. The RTQ2134-QA also supports remote-sense function to get accurate output voltage at large loading. Moreover, the device has interrupt and fault-detection functions to report error status. The RTQ2134-QA is available in a WET-WQFN-30L 4.5x5 (FC) package.


2 Applications

· Automotive Systems

3 Features

- FMEA Compliant Pinout
- AEC-Q100 Grade1 Qualified
- 2 + 2/2 + 1 + 1 Phase Output
- I²C Programmable Output Voltage: 0.3V to 1.85V
- Maximum Output Current: Total 20A, 5.5A per Phase
- Output Remote Sense
- Fast Transient Response
- Input Supply Voltage Range: 3V to 6V
- Selectable Automatic Phase Shielding and Power Saving Mode Enables Higher Light Load Efficiency
- Dynamic Voltage Scaling (DVS) with Programmable Slew Rate for Each Output
- Programmable Soft-Start Function
- Interrupt Function and Fault Detection
- Watchdog Function
- Input Undervoltage-Lockout (UVLO)
- Cycle by Cycle Current Limit
- Output Undervoltage Protection
- Over-Temperature Protection
- WET-WQFN-30L 4.5x5 (FC)
- Junction Temperature Range: –40°C to 150°C

4 Simplified Application Circuit



Copyright © 2025 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

RTQ2134-QA DS-04 September 2025 www.richtek.com



5 Ordering Information

Part Number	I ² C Address	Default VOUT and Delay Time	Lead Plating System	Package Type	Grade	
Program to 2 + 1 + 1 Phase 0	Operation					
RTQ2134GQWTF-21-QA-00	0x18	(1) VOUTx = 1V				
1\1\Q2134GQW11-21-QA-00	0.00	(2) No Enable/Disable delay time				
		(1) VOUTx = 1V				
RTQ2134GQWTF-21-QA-01	0x18	(2) Enable delay time: VOUT1/2/3 = 0/4/4ms				
1(1Q21040QW11-21-QA-01	0.10	(3) Disable delay time: VOUT1/2/3 =			QA:	
		4/0/0ms	G: Richtek	QWTF:	AEC-Q100	
RTQ2134GQWTF-21-QA-02	0x19	(1) VOUTx = 1V	Green Policy	WET-WQFN-30	Qualified and	
1(1Q21340QW11-21-QA-02	0.13	(2) No Enable/Disable delay time	Compliant	L 4.5x5 (FC)	Screened by	
		(1) VOUT1/2/3 = 0.75V/1.125V/0.6V	Compliant	(W-Type)	High	
RTQ2134GQWTF-21-QA-03	0x18	(2) Enable delay time: VOUT1/2/3 = 3/2/8ms			Temperature	
1(1Q210+0QW11-21-QA-00	0.10	(3) Disable delay time: VOUT1/2/3 =				
		4/8/0ms				
RTQ2134GQWTF-21-QA-04	0x18	(1) VOUTx = Disable				
N1Q2134GQW11-21-QA-04	0.00	(2) No Enable/Disable delay time				
Program to 2 + 2 Phase Oper	ration					
RTQ2134GQWTF-22-QA-00	0x18	(1) VOUTx = 1V				
K1Q2134GQW1F-22-QA-00	UX 10	(2) No Enable/Disable delay time				
		(1) VOUTx = 1V				
RTQ2134GQWTF-22-QA-01	0x18	(2) Enable delay time: VOUT1/2 = 4/0ms				
		(3) Disable delay time: VOUT1/2 = 0/4ms				
		(1) VOUTx = 1V				
RTQ2134GQWTF-22-QA-02	0x18	(2) Enable delay time: VOUT1/2 = 3/0ms				
		(3) Disable delay time: VOUT1/2 = 0/3ms				
RTQ2134GQWTF-22-QA-03	0x18	(1) VOUT1/2 = 1.15V/1.06V				
R1Q2134GQW1F-22-QA-03	UX 16	(2) No Enable/Disable delay time				
		(1) VOUT1 (DVS0/DVS1) = 0.96V/0.82V			QA:	
RTQ2134GQWTF-22-QA-04	0x18	(2) VOUT2 (DVS0/DVS1) = 0.82V/0.82V		QWTF:	AEC-Q100	
		(3) No Enable/Disable delay time	G: Richtek	WET-WQFN-30	Qualified and	
		(1) VOUT1/2 = 1V/0.85V	Green Policy	L 4.5x5 (FC)	Screened by	
RTQ2134GQWTF-22-QA-05	0x18	(2) Enable delay time: VOUT1/2 = 1/0ms	Compliant	(W-Type)	High	
		(3) Disable delay time: VOUT1/2 = 0/1ms		(vv-1ype)	Temperature	
		(1) VOUT1/2 = 0.87V/0.82V			remperature	
RTQ2134GQWTF-22-QA-06	0x18	(2) Enable delay time: VOUT1/2 = 1/0ms				
		(3) Disable delay time: VOUT1/2 = 0/1ms				
		(1) VOUT1 (DVS0/DVS1) = 0.85V/0.85V				
DT02124C0WTF 22 04 07	0.40	(2) VOUT2 (DVS0/DVS1) = 1V/0.85V				
RTQ2134GQWTF-22-QA-07	0x18	(3) Enable delay time: VOUT1/2 = 0/1ms				
		(4) Disable delay time: VOUT1/2 = 1/0ms]			
PTO2134COM/TE 22 OA NO	0v10	(1) VOUT1 = 1V, VOUT2 = Disable				
RTQ2134GQWTF-22-QA-N0	0x18	(2) No Enable/Disable delay time				
DTO2424COM/TE 22 OA N4	0×40	(1) VOUTx = 1V				
RTQ2134GQWTF-22-QA-N1	0x19	(2) No Enable/Disable delay time				

Note 1. Richtek products are Richtek Green Policy compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.

6 Marking Information

For marking information, contact our sales representative directly or through a Richtek distributor located in your area.



Table of Contents


1		al Description					
2		Applications1					
3		'es					
4	Simpli	ified Application Circuit	1				
5	Orderi	ing Information	2				
6	Markir	ng Information	2				
7	Pin Co	onfiguration	4				
8	Functi	ional Pin Description	4				
9	Functi	ional Block Diagram	6				
10	Absol	ute Maximum Ratings	7				
11	Recon	nmended Operating Conditions	7				
12		ical Characteristics					
13	Typica	al Application Circuit	11				
	13.1	2 + 1 + 1 Phase					
	13.2	2 + 2 Phase	11				
14		al Operating Characteristics					
15	Opera	tion					
	15.1	Dynamic Voltage Scaling (DVS)	17				
	15.2	MODE Selection	18				
	15.3	Auto Mode with Automatic Phase					
		Adding/Shedding					
	15.4	FCCM Mode	18				
	15.5	UVLO, Enable Control, and Soft-Start					
	15.6	Power Good Indication	20				
	15.7	Fault Detection and Interrupt Pin					
	15.8	Watchdog Function					
	15.9	Overcurrent Protection					
	15.10	Output Undervoltage Protection	22				
	15 11	Over Temperature Protection	22				

16	Appli	cation Information	2
	16.1	Inductor Selection	2
	16.2	Input Capacitor Selection	2
	16.3	Output Capacitor Selection	2
	16.4	Thermal Considerations	2
	16.5	Layout Guidelines	26
17	Funct	ional Register Description	2
	17.1	I ² C Interface	
18	Outlin	ne Dimension	52
19	Footp	rint Information	5
20	Packi	ng Information	5
	20.1	Tape and Reel Data	54
	20.2	Tape and Reel Packing	5
	20.3	Packing Material Anti-ESD Property	5
21	Datas	heet Revision History	5



7 Pin Configuration

(TOP VIEW)



WET-WQFN-30L 4.5x5 (FC)

8 Functional Pin Description


Pin No.	Pin Name	Pin Function
1	PVIN4	Power input for power stage 4. It is recommended to use a $10\mu\text{F},~\text{X7R}$ capacitor.
2, 6, 17, 21	NC	No internal connection.
3	LX4	Switching node for power stage 4.
4, 19	PGND	Power ground for power stage.
5	LX1	Switching node for power stage 1.
7	PVIN1	Power input for power stage 1. It is recommended to use a $10\mu\text{F},~\text{X7R}$ capacitor.
8	VSELA	VSEL input pin for all channels. Using corresponding register to define action. "Do Not" leave this pin floating.
9	AVIN_FILT	Filtered analog supply voltage. It is recommended to use a $1\mu\text{F},~\text{X7R}$ capacitor.
10	RTN1	Remote ground sense for Buck1.
11	VOUT1	Output voltage sense for Buck1.
12	RTN3	Remote ground sense for Buck3.
13	VOUT3	Output voltage sense for Buck3.
14	AGND	Analog GND.



Pin No.	Pin Name	Pin Function	
15	WDOG_RST	Control input for output voltage reset. Reset each Buck output voltage, DVSx, and ENDVSx registers to factory default setting value when this pin is pulled low. Connect this pin to be higher than 70% of VIO pin voltage if this pin is not used. "Do Not" leave this pin floating. The minimum watchdog debounce time is $100\mu s$. Note that the factory default setting value in watchdog register (0x25) is 0x00h (Disabled).	
16	PVIN3	Power input for power stage 3. It is recommended to use a $10\mu F$, X7 capacitor.	
18	LX3	Switching node for power stage 3.	
20	LX2	Switching node for power stage 2.	
22	PVIN2	Power input for power stage 2. It is recommended to use a $10\mu F$, X7R capacitor.	
23	SCL	Clock input for I ² C interface. The pull-up voltage supply must be the same as VIO voltage for correct operation. Connect this pin to AGND if I ² C interface is not used. "Do Not" leave this pin floating.	
24	SDA	Data line for I ² C interface. The pull-up voltage supply must be the same as VIO voltage for correct operation. Connect this pin to AGND if I ² C interface is not used. "Do Not" leave this pin floating.	
25	INT	Interrupt indicator. When the INT function is used, set 0x33[6] = 1, 0x34[6] = 1 and 0x35[6] = 1.	
26	VIO	I/O supply voltage for digital communications. Connect this pin to 1.8V for normal operation. "Do Not" leave this pin floating.	
27	EN	Master chip enable. A logic-high enables the converter; a logic-low forces the device into shutdown mode. "Do Not" leave this pin floating.	
28	VOUT2	Output voltage sense for Buck2.	
29	RTN2	Remote ground sense for Buck2.	
30	AVIN	Analog input voltage.	
31 (Exposed Pad)	PGND	Exposed pad. The exposed pad is connected to PGND and must be soldered to a large PCB copper area for maximum power dissipation.	



9 Functional Block Diagram





10 Absolute Maximum Ratings

(Note 2)

Supply Input Voltage	-0.3V to $6.5V$
LX Pin Switch Voltage	-0.3V to $7.3V$
< 100ns	-5V to 9V
Other I/O Pin Voltages	-0.3V to $7.3V$
 Power Dissipation, PD @ TA = 25°C 	
WET-WQFN-30L 4.5x5 (FC)	2.87W
• Package Thermal Resistance (Note 3)	
WET-WQFN-30L 4.5x5 (FC), θJA	34.8°C/W
WET-WQFN-30L 4.5x5 (FC), θJC(Top)	18.2°C/W
WET-WQFN-30L 4.5x5 (FC), θJB	13.2°C/W
• Lead Temperature (Soldering, 10 sec.)	260°C
Junction Temperature	150°C
Storage Temperature Range	-65°C to 150°C
• ESD Susceptibility (Note 4)	
HBM (Human Body Model)	2kV

Note 2. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Note 3.0_{JA} is measured in the natural convection at T_A = 25°C on a Four-layer Richtek Evaluation Board. 0_{JC} is measured at the top of the package.

Note 4. Devices are ESD sensitive. Handling precautions are recommended.

11 Recommended Operating Conditions

(Note 5)

Supply Input Voltage (for 2 + 2 application)	3.3V to 6V
Supply Input Voltage (for 2 + 1 + 1 application)	3V to 6V
• VIO Input Voltage	1.7V to VIN
• Junction Temperature Range	–40°C to 150°C

Note 5. The device is not guaranteed to function outside its operating conditions.



12 Electrical Characteristics

(V_{IN} = 3.7V, T_{J} = -40°C to 125°C, unless otherwise specified)

Power Input Voltage VPVIN For 2 + 2 application 3.3 6 Shutdown Current IshDN EN = 0V, Digital circuit does not work 1 20 20	Param	eter	Symbol	Test Conditions	Min	Тур	Max	Unit
Shutdown Current	Analog Input Vo	oltage	VAVIN	For 2 + 2 application	3.3		6	V
Sobo EN = VIO = 1.8V, disable all Buck by software Sobo Software Sobo Software Sobo Software Sobo Software Sobo Software Softwa	Power Input Vo	ltage	VPVIN	For 2 + 2 application	3.3		6	V
SDBO SOftware SDBO S	Shutdown Curre	ent	ISHDN	EN = 0V, Digital circuit does not work		1	20	μА
Current ISLP VOUT = 1.2x VOUT_SETTING 70 120 1 Undervoltage Lockout Threshold VUVLO VIN rising 2.1 2.32 2.45 2.45 Undervoltage Lockout Hysteresis AVUVLO VIN rising 300 r High-Side Switch On-Resistance RDS(ON)_H VIN = 5V 18 25 45 n Chw-Side Switch On-Resistance RDS(ON)_L VIN = 5V 8 15 25 n SDA, SCL, VSELA, WDOG_RST Logic-Low VIH 3V ≤ VIN ≤ 6V 0.77 x VIO 0.3 x VIO EN Input Voltage Raising threshold VEN_R Incompany VID <	Buck Off Currer	nt	ISDBO			20	80	μΑ
Threshold VOVLO VIN Itsiring 2.1 2.32 2.48 Undervoltage Lockout Hysteresis AVUVLO — 300 — n High-Side Switch On-Resistance RDS(ON)_H VIN = 5V 18 25 45 n Low-Side Switch On-Resistance RDS(ON)_L VIN = 5V 8 15 25 n SDA, SCL, VSELA, WDOG_RST Logic-High Logic-Low VIL 3V ≤ VIN ≤ 6V — <td< td=""><td></td><td>tching</td><td>ISLP</td><td>Vout = 1.2 x Vout_setting</td><td></td><td>70</td><td>120</td><td>μА</td></td<>		tching	ISLP	Vout = 1.2 x Vout_setting		70	120	μА
Hysteresis		ockout	Vuvlo	VIN rising	2.1	2.32	2.45	V
On-Resistance RDS(ON)_H VIN = 9V 18 25 45 16 Low-Side Switch On-Resistance RDS(ON)_L VIN = 5V 8 15 25 n SDA, SCL, VSELA, WDOG_RST Logic-High VIH 3V ≤ VIN ≤ 6V 0.7 x VIO	-	ockout	ΔVυνιο			300		mV
On-Resistance ROS(ON)_L VIN = 5V 8 15 25 n SDA, SCL, VSELA, VSELA, VSELA, WDOG_RST Logic-High VII 3V ≤ VIN ≤ 6V 0.7 x VIO 0.3 x VIO EN Input Voltage Rising threshold VEN_R 1.2 0.4 EN Input Voltage Falling threshold VEN_F 0.4 External Supply Voltage for I/O Pin VIN_I/O 1.7 1.8 VIN Vout DC Accuracy Auto PFM/PWM, Vout = 1V (Note 6) -2.5 2.5 Load Regulation ΔVLOAD IouT(DC) = 1 to 5A (Note 6) -0.08 9 Line Regulation ΔVLINE 3V ≤ VIN ≤ 6V, IouT(DC) = 1.5A (Note 6) 0.2 9 Load Transient Response 2phase operation, 0.1 to 4A, tr = tr = 1µs, L = 0.33µH, Cout = 44µF/phase (Note 6) ±40 r Line Transient Response 4V to 5V, tr = tr = 10µs (Note 6) ±40 r		ch	RDS(ON)_H	V _{IN} = 5V	18	25	45	mΩ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		h	RDS(ON)_L	V _{IN} = 5V	8	15	25	mΩ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Logic-High	ViH	$3V \le VIN \le 6V$				V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	•	Logic-Low	VIL	$3V \le VIN \le 6V$				V
External Supply Voltage for I/O Pin VIN_I/O Auto PFM/PWM, VouT = 1V (Note 6) -2.5 2.5 <td></td> <td>je Rising</td> <td>V_{EN_R}</td> <td></td> <td>1.2</td> <td></td> <td></td> <td>V</td>		je Rising	V _{EN_R}		1.2			V
VOUT DC Accuracy Auto PFM/PWM, VOUT = 1V (Note 6) -2.5 2.5		je Falling	V _{EN_F}				0.4	٧
Vout DC Accuracy Forced PWM, $0.6V \le Vout \le 1.85V$ -1.5 1.5 Load Regulation ΔVLOAD $Iout(DC) = 1 \text{ to } 5A$ (Note 6) -0.08 % Line Regulation $\Delta VLINE$ $3V \le VIN \le 6V$, $Iout(DC) = 1.5A$ (Note 6) 0.2 % Load Transient Response $2phase operation, 0.1 \text{ to } 4A$, $tR = tF = 1 \mu s$, $L = 0.33 \mu H$, $Cout = 44 \mu F/phase$ (Note 6) ±40 r Line Transient Response 4V to 5V, $tR = tF = 10 \mu s$ (Note 6) ±40 r Current Balance Load = 10A, $ IAvg - ILX_1 \text{ or } 4 $ 0.5 Phase Adding Level From 1phase to 2phase (Note 6) 3		/ Voltage for	VIN_I/O		1.7	1.8	Vin	٧
Forced PWM, $0.6V \le V_{OUT} \le 1.85V$				Auto PFM/PWM, Vout = 1V (Note 6)	-2.5		2.5	%
Line Regulation $ \Delta V_{\text{LINE}} \qquad \begin{array}{c} 3V \leq V_{\text{IN}} \leq 6V, \ \text{IouT(DC)} = 1.5A \\ (\text{Note 6}) \end{array} \qquad \begin{array}{c}$	VOUT DC Accur	acy		Forced PWM, 0.6V ≤ VouT ≤ 1.85V	-1.5		1.5	%
$ \frac{\text{AVLINE}}{\text{Line Regulation}} \qquad \frac{\text{AVLINE}}{\text{Load}} \qquad \frac{\text{(Note 6)}}{\text{2phase operation, 0.1 to 4A, tR = tF = 1}} \qquad \frac{1}{\mu \text{s, L = 0.33} \mu \text{H, CouT}} = 44 \mu \text{F/phase}} \qquad$	Load Regulatio	n	ΔVLOAD	IOUT(DC) = 1 to 5A (<u>Note 6</u>)		-0.08		%/A
Load Transient Response	Line Regulation	1	ΔVLINE			0.2		%/V
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Load Transient Response			1μs, L = 0.33μH, C _{OUT} = 44μF/phase		±40		mV
Current Balance Load = 10A, IAvg - ILX_1 or 4 0.5 Phase Adding Level From 1phase to 2phase (Note 6) 3				1μs, L= 0.33μH, C _{OUT} = 44μF/phase		±40		mV
Phase Adding Level From 1phase to 2phase (Note 6) 3	Line Transient Response			4V to 5V, t _R = t _F = 10μs (<u>Note 6</u>)		±40		mV
	Current Balance			Load = 10A, IAvg - ILX_1 or 4			0.5	Α
Phase Shedding Level From 2phase to 1phase (Note 6) 2.6	Phase Adding L	_evel		From 1phase to 2phase (Note 6)		3		Α
	Phase Sheddin	g Level		From 2phase to 1phase (Note 6)		2.6		Α



Parameter	Symbol	-	Test Conditions	Min	Тур	Max	Unit
Soft-Start Time	Tstart	Slew Rate =	10mV/μs	-20		20	%
High-Side Switch Current Limit per Channel	ILIM_H			5.8	8	11	Α
Low-Side Switch Current Limit per Channel	ILIM_L			5.1	7	9	Α
Over-Temperature Protection Threshold	T _{OTP}	TsD			160		°C
Over-Temperature Protection Hysteresis	T _{OTP_HYS}	ΔT _{SD}			30		°C
HOT Die Warning		0xAA = 0x02	(<u>Note 6</u>)		109		°C
HOT Die Hysteresis	THYSHD	(<u>Note 6</u>)			15		°C
Discharge Resistor				70	115	180	Ω
Output IIVD Floor	VUVP_T	Trigger Leve	I	40	50	60	%
Output UVP Flag	Vuvp_r	Recovery Le	vel		57		%
0.44.0)/D.El	VOVP_T	Trigger Leve	I	123	133	143	%
Output OVP Flag	Vovp_r	Recovery Level			125		%
Switching Frequency	fsw	Vout = 1V		1850	2100	2500	kHz
Error Rate of DVS Slew Rate		V _{IN} = 3.7V, V	/ _{OUT} = 0.6V to 1.2V	-20		20	%
D: 11 LO 1 LD: INIT		Output low level, ISOURCE = 2mA				0.4	.,
Digital Output Pin: INT		Push-pull, IsinK = 2mA		1.6		VIO	\ \ \
Digital Output Pin: SDA		Output low le	evel Resistor			40	Ω
I ² C Speed						3.4	MHz
Hold Time (Repeated) Start Condition. After this Period, the First Clock Pulse is Generated	thd;sta	Fast mode	(<u>Note 6</u>)	0.6			μs
Low Period of the SCL Clock	tLOW	Fast mode	(<u>Note 6</u>)	1.3	1		μS
High Period of the SCL Clock	tніgн	Fast mode	(<u>Note 6</u>)	0.6			μs
Set-Up Time for a Repeated START Condition	tsu;sta	Fast mode	(<u>Note 6</u>)	0.6			μs
Data Hold Time	thd;dat	Fast mode	(<u>Note 6</u>)	0		0.9	μS
Data Set-Up Time	tsu;dat	Fast mode	(<u>Note 6</u>)	100			ns
Set-Up Time for STOP Condition	tsu;sto	Fast mode	(<u>Note 6</u>)	0.6			μS
Bus Free Time between a STOP and START Condition	tBUF	Fast mode	(<u>Note 6</u>)	1.3			μS

Copyright © 2025 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.

RTQ2134-QA




Parameter	Symbol	Test Conditions		Тур	Max	Unit
Rising Time of both SDA and SCL Signals	tR	Fast mode (Note 6)	20		300	ns
Falling Time of both SDA and SCL Signals	tF	Fast mode (Note 6)	20		300	ns
SDA Output Low Sink Current	loL	SDA Voltage = 0.4V (Note 6)	2			mA
Detect SDA Low Timeout	ttimeout	Fast/High speed mode (Note 6)	1	30		ms

Note 6. Guaranteed by design.



13 Typical Application Circuit

13.1 2 + 1 + 1 Phase



13.2 2 + 2 Phase






Table 2. Recommended BOM


Reference	Qty	Part number	Description	Package	Manufacture
U1	1	RTQ2134-QA	DC-DC Converter	WET-WQFN-30L 4.5x5 (FC)	RICHTEK
C1, C2, C3, C4	4	GRT188C81A106ME	10μF	C-0603	Murata
C5, C6	2	GRT188C8YA105KE	1μF	C-0603	Murata
C7, C8, C9	8	GRT31CR70J226KE	22μF	C-1206	Murata
L1, L2, L3, L4	4	VCTA25201B-R33MS6	0.33μΗ	2520	Cyntec


Note 7.


- 1. The minimum value of the RTQ2134-QA is Cout = 44μ F per-phase.
- 2. All the input and output capacitors are the suggested values, referring to the effective capacitances, subject to any de-rating effect, like a DC bias.





14 Typical Operating Characteristics
















Copyright © 2025 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



Load Transient Response-Two Phase




Load Transient Response-Two Phase




Time (4µs/Div)

Load Transient Response-Single Phase




Load Transient Response-Single Phase




Time (4µs/Div)

OCP Hiccup - Two Phase




OCP Hiccup - Single Phase





Time (1ms/Div)


2025


















Copyright © 2025 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



Radiated EMI Performance with Peak Limits





15 Operation

The RTQ2134-QA is a power management IC that integrates four high-efficiency buck converters, and is capable of providing multiphase or single phase operation. Each of the four converters provides up to 5.5A of maximum output current over an input supply voltage range of 3.3V to 6V.

The RTQ2134-QA utilizes the proprietary Advanced Constant On-Time (ACOT®) control architecture. The ultrafast ACOT® control enables the use of small ceramic capacitors (MLCC) to save the PCB size.

During normal operation, the internal high-side power switch (HSFET) is turned on for a fixed interval determined by a one-shot timer at the beginning of each clock cycle. When the HSFET is turned off, the internal low-side power switch (LSFET) is turned on. The output voltage is sensed remotely at VOUTx and RTNx for high accuracy and is compared to an internal reference voltage. Hence, the error signal is obtained and internally compensated. The compensated error signal is then compared to an internal ramp signal. When the minimum off-time one-shot (100ns, maximum) has timed out and the inductor current is below the current-limit threshold, the one-shot is triggered again if the internal ramp signal falls below the compensated error signal. The ACOT® control architecture features ultrafast transient response. When the load is suddenly increased, the output voltage drops quickly, and triggers a new on-time to rise inductor current again.

15.1 Dynamic Voltage Scaling (DVS)

The RTQ2134-QA provides a wide output voltage range with 8-bit resolution, and each buck converter has two independently programmable voltage setting. They are called DVS0 and DVS1. Take Buck1 as two-phase configuration for example, register 0x48[8:0] can set voltage of DVS0 while 0x4A[8:0] is used to set voltage of DVS1. There are two methods to select the DVS. For the first method, it can be changed by software from register 0x52[1:0]. Control DVS0 by setting 0x52[1:0] = 00 and DVS1 by setting 0x52[1:0] = 01. For the second method, selecting the DVS can be from external hardware pin when setting 0x52[1:0] = 10. The VSELA pin can be this role and its polarity is defined by 0x52[2]. When setting 0x52[2] = 0, pull VSELA high to put DVS0 in use and pull VSELA low to put DVS1 in use. Conversely, when setting 0x52[2] = 1, pull VSELA high to put DVS1 in use and pull VSELA low to put DVS0 in use.

The RTQ2134-QA also supports DVS speed configuration, whether the slew rate of voltage changes in the same DVSx or between DVS0 and DVS1. Take Buck1 as two-phase configuration for example, when output voltage is set from low to high or high to low, register 0x54[6:4] defines slew rate of DVS up while 0x54[2:0] is used to define slew rate of DVS down. In order to have better performance during voltage changing operation, the master/slave enters PWM operation and keeps 200µs after the voltage achieves target even when IC is set to Auto mode.

Figure 1 and Figure 2 show the DVS up and down operations.




Figure 1. DVS Up Operation




Figure 2. DVS Down Operation

15.2 MODE Selection

Whether it is DVS0 or DVS1, there are two modes of operation: forced continuous conduction mode (FCCM) and automatic power saving mode (Auto mode). It is set in the following registers: 0x49[5], 0x4B[5], 0x63[5], 0x65[5], 0x7D[5], and 0x7F[5]. For example, to set DVS0 of Buck1 to FCCM, just write "1" at 0x49[5].

15.3 Auto Mode with Automatic Phase Adding/Shedding

Auto mode enables high efficiency at light load. At low load current, the inductor current can drop to zero and become negative. This is detected by internal zero current-detect circuitry utilizing the LSFET RDS(ON) to sense the inductor current. The LSFET is turned off when the inductor current drops to zero, resulting in discontinuous operation (DCM). Both HSFET and LSFET remain off with the output capacitor supplying the load current until the feedback voltage falls below the feedback reference voltage. DCM operation maintains high efficiency at light load, while setting MODE to Forced PWM (FCCM) operation helps meet tight voltage regulation accuracy requirements. For multiphase outputs, the RTQ2134-QA automatically increases the number of operating phases as the load continues to increase above 3A (typical). The two phases are interleaved with 180 degrees apart. Interleaving reduces ripple current at the input and output. Therefore, the input and output capacitors are also reduced. Conversely, when the load current per phase drops below 2.6A (typical), the RTQ2134-QA automatically sheds the number of phases.

15.4 FCCM Mode

Setting MODE to Forced PWM (FCCM) operation helps meet stringent voltage regulation accuracy requirements. Users must enable all the set outputs before setting into the FCCM.

15.5 UVLO, Enable Control, and Soft-Start

The RTQ2134-QA implements undervoltage-lockout protection (UVLO) to prevent operation without fully turn on the internal HSFET and LSFET. The UVLO monitors the voltage of AVIN. When the AVIN voltage is lower than UVLO threshold, IC stops switching and resets all digital functions.

The RTQ2134-QA provides an EN pin, as an external chip enable control, to enable or disable the device. If VEN is held below a falling threshold (VEN_F) of the enable input (EN), the converter will enter shutdown mode and reset all digital function (I^2C); that is, the converter is disabled even if the VIN voltage is above the VIN undervoltage-lockout threshold (VUVLO). During shutdown mode, the supply current can be reduced to Ishda (20 μ A or below). If the EN voltage rises above the rising threshold (VEN_R), the device starts switching. When appropriate voltages are present on the VIN, AVIN, VIO, and EN pins, the RTQ2134-QA will begin digital function, switching and initiate a soft-start ramp of the output voltage. After the device is turned on and VIO is ready, all digital functions, including I^2C communication, start to work in a boot time with 230 μ s (typical). The voltage of VIO



can be used to supply power to the digital function, and it is recommended to enable the device after the VIO voltage is ready. The RTQ2134-QA supports enable delay time setting (factory setting) and soft-start slew rate setting for each buck. The soft-start function is used to prevent large inrush current while the converter is powered up. The soft-start time for each buck converter is programmable via registers 0x55[5:4], 0x6F[5:4], and 0x89[5:4]. The start-up sequence is shown in Figure 3. The IC also implements enable control by software, it can be set in the registers: 0x49[0], 0x4B[0], 0x63[0], 0x65[0], 0x7D[0], and 0x7F[0]. If the output voltage of a buck is default disabled which is only set by factory, the output voltage starts to ramp up by software and Figure 4 shows the start-up sequence. For the disable function, the device supports disable delay time setting (factory setting) by external EN pin and the output voltage ramps down with default discharge resistor. The discharge resistor can be controlled to on or off by registers 0x42[0], 0x5F[0], and 0x79[0] when the converter is disabled by software. The power-off sequence is shown in Figure 5 and Figure 6.




Figure 3. Start-Up Sequence




Figure 4. Start-Up Sequence by Software




Figure 5. Power-Off Sequence




Figure 6. Power-Off Sequence by Software

15.6 Power Good Indication

The RTQ2134-QA provides a power-good indication, and this function shows the status of the output voltage. When the output voltage is between 110% and 90% of setting voltage for each Buck, the PG indication bit goes high. The relative registers are 0x14[7], 0x15[7], and 0x16[7].

15.7 Fault Detection and Interrupt Pin

The RTQ2134-QA alerts the host when a warning, like Boot and Hot Die, or fault events, like overvoltage, undervoltage, and over-temperature conditions have occurred. Registers 0x13, 0x14, 0x15, and 0x16 can help host to know if the fault or waning event happens. These bits relative to events can be read and cleared. Moreover, the RTQ2134-QA provides an interrupt pin with the push-pull output capability and this pin shows these events by using active low. When the INT function is used, set 0x33[6] = 1, 0x34[6] = 1 and 0x35[6] = 1. The pull-high output voltage of the INT pin will be the VIO voltage. Registers 0x32, 0x33, 0x34, and 0x35 can also set the mask function to mask or pass the event flag output to the external interrupt pin. The overall detection function is shown in Figure 7.

•




Figure 7. Overall Detection Function

15.8 Watchdog Function

The RTQ2134-QA implements a watchdog function, which resets each buck output voltage, DVSx, and ENDVSx registers to factory default setting value. Register 0x25 can enable or disable watchdog function of each buck and provide the debounce time for selection. The minimum watchdog debounce time is 100µs when 0x25[2:0] is set to 000. The operation of watchdog reset is shown in <u>Figure 8</u>. <u>Table 1</u> shows the registers will be reset when the WDOG_RST pin is pulled low. The I²C command needs to be after the WDOG_RST is pulled high.




Figure 8. Watchdog Reset Operation

Table 1. Watchdog Reset Register

BUCK1_WDT	BUCK2_WDT	BUCK3_WDT
0x48	0x62	0x7C
0x49[0]	0x63[0]	0x7D[0]
0x4A	0x64	0x7E
0x4B[0]	0x65[0]	0x7F[0]
0x52	0x6C	0x86

Copyright © 2025 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



15.9 Overcurrent Protection

The RTQ2134-QA features cycle-by-cycle current-limit protection on both HSFET and LSFET to prevent the device from catastrophic damage in output short-circuit, overcurrent, or inductor saturation conditions.

The HSFET overcurrent protection is achieved by an internal current comparator that monitors the current in the HSFET during each on-time. The switch current is compared with the HSFET peak-current limit (ILIM_H) after a certain amount of delay when the HSFET is turned on each cycle. If an overcurrent condition occurs, the converter will immediately turn off the HSFET and turn on the LSFET to prevent the inductor current from exceeding the HSFET current limit.

The LSFET overcurrent protection is achieved by measuring the inductor current through the LSFET during the LSFET on-time. Once the current rises above the LSFET valley current limit (ILIM_L), the on-time one-shot will be inhibited until the inductor current ramps down to the current limit level (ILIM_L), that is, another on-time can only be triggered when the inductor current goes below the LSFET current limit. If the output load current exceeds the available inductor current (clamped by the LSFET current limit), the output capacitor needs to supply the extra current so that the output voltage will begin to drop. If it drops below the output undervoltage protection trip threshold, the IC will stop switching to avoid excessive heat.

15.10 Output Undervoltage Protection

The RTQ2134-QA includes output undervoltage protection (UVP) against over-load or short-circuited condition by constantly monitoring the output voltage Vout. If Vout drops below the undervoltage protection trip threshold (typically 50% of the internal reference voltage), both HSFET and LSFET will stop switching. Registers 0x37[3], 0x38[3], and 0x39[3] can select hiccup or latch protection behavior of each buck converter when the converter is in UV condition. For hiccup behavior, both HSFET and LSFET keep low state in a 1ms and then IC starts to switch. If the output voltage is not greater than the UV threshold after internal soft-start end signal is triggered, both HSFET and LSFET will still keep low state again for next cycle. When each buck is set to latch mode, UVP will let the converter enter shutdown mode unless resetting the IC by toggling the external EN pin or the voltage falling below the UVLO low threshold.

15.11 Over-Temperature Protection

The RTQ2134-QA includes an over-temperature protection (OTP) circuitry to prevent overheating due to excessive power dissipation. The OTP shuts down switching operation when the junction temperature exceeds an over-temperature protection threshold (Totp). Once the junction temperature cools down by the over-temperature protection hysteresis (Totp_Hys), the IC resumes normal operation with a complete soft-start. It can select not to shut down IC when OTP happens by using register 0x30[3].

Note that the over-temperature protection is intended to protect the device during momentary overload conditions. The protection is activated outside of the absolute maximum range of operation as a secondary fail-safe and therefore should not be relied upon operationally. Continuous operation above the specified absolute maximum operating junction temperature may impair device reliability or permanently damage the device.



16 Application Information

(Note 8)

The RTQ2134-QA is a power management IC that integrates four high efficiency buck converters, and is capable of multiphase or single-phase operation. The RTQ2134-QA supports 2 + 1 + 1 and 2 + 2 configuration.

16.1 Inductor Selection

The inductor selection involves trade-offs among size, cost, efficiency, and transient response requirements. Generally, three key inductor parameters are specified for operation with the device: inductance value (L), inductor saturation current (ISAT), and DC resistance (DCR).

A good compromise between size and loss is a 30% peak-to-peak ripple current to the IC rated current, but it still depends on size consideration. The inductor used in <u>Typical Application Circuit</u> is recommended. The switching frequency, input voltage, output voltage, and selected inductor ripple current determine the inductor value as follows:

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times \Delta I_{L}}$$

To enhance efficiency, choose a low-loss inductor having the lowest possible DCR that fits in the allotted dimensions. The selected inductor should have a saturation current rating greater than the peak current limit of the device. The core must be large enough not to saturate at the peak inductor current (IL_PEAK):

$$\begin{split} \Delta I_{L} &= \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times L} \\ I_{L_PEAK} &= I_{OUT_MAX} + \frac{1}{2} \Delta I_{L} \end{split}$$

The current flowing through the inductor is the inductor ripple current plus the output current. During power-up, faults, or transient load conditions, the inductor current can increase the peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current.

16.2 Input Capacitor Selection

Input capacitance, C_{IN}, is needed to filter the pulsating current at the drain of the HSFET. The C_{IN} should be sized to do this without causing a large variation in the input voltage. Several capacitors may also be paralleled to meet size, height, and thermal requirements in the design. For low input voltage applications, sufficient bulk input capacitance is needed to minimize transient effects during output load changes.

The input capacitor should be placed as close as possible to each VIN pin with a low inductance connection to the PGND of the IC. It is recommended to connect capacitors between the VIN pin and the PGND pin as shown in the Typical Application Circuit. A larger input capacitance is required when a lower switching frequency is used. The X7R capacitors are recommended for best performance across temperature and input voltage variations.

16.3 Output Capacitor Selection

The selection of Cout is determined by considering to satisfy the voltage ripple and the transient loads. The peak-to-peak output ripple, ΔV_{OUT} , is determined by:



$$\Delta V_{OUT} = \Delta I_{L} \left(ESR + \frac{1}{8 \times C_{OUT} \times F_{SW}} \right)$$

where the ΔI_L is the peak-to-peak inductor ripple current. The highest output ripple is at maximum input voltage since ΔI_L increases with input voltage. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements.

Ceramic capacitors have very low equivalent series resistance (ESR) and provide the best ripple performance. The X7R dielectric capacitor is recommended for the best performance across temperature and input voltage variations. The variation of the capacitance value with temperature, DC bias voltage and switching frequency needs to be taken into consideration. For example, the capacitance value of a capacitor decreases as the DC bias across the capacitor increases. Be careful to consider the voltage coefficient of ceramic capacitors when choosing the value and case size. Most ceramic capacitors lose 50% or more of their rated values when used near their rated voltage.

Transient performance can be improved with a higher value output capacitor. Increasing the output capacitance will also decrease the output voltage ripple.

The recommended output capacitors are shown in Typical Application Circuit section.

16.4 Thermal Considerations

In many applications, the RTQ2134-QA does not generate much heat due to its high efficiency and low thermal resistance of its WQFN- 30L 4.5x5 package. However, in applications where the RTQ2134-QA runs at a high ambient temperature and high input voltage or high switching frequency, the generated heat may exceed the maximum junction temperature of the part.

The junction temperature should never exceed the absolute maximum junction temperature $T_{J(MAX)}$, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. If the junction temperature reaches approximately 160°C, the RTQ2134-QA stops switching the power MOSFETs until the temperature cools down by 30°C.

The maximum power dissipation can be calculated by the following formula:

 $PD(MAX) = (TJ(MAX) - TA) / \theta JA(EFFECTIVE)$

where

 $T_{J(MAX)}$ is the maximum allowed junction temperature of the die. For recommended operating condition specifications, the maximum junction temperature is 125°C. Ta is the ambient operating temperature, $\theta_{JA(EFFECTIVE)}$ is the system-level junction to ambient thermal resistance. It can be estimated from thermal modeling or measurements in the system.

The thermal resistance of the device strongly depends on the surrounding PCB layout and can be improved by providing a heat sink of surrounding copper ground. The addition of backside copper with thermal vias, stiffeners, and other enhancements can also help reduce thermal resistance.

Experiments in the Richtek thermal lab show that simply set $\theta_{JA(EFFECTIVE)}$ as 110% to 120% of the θ_{JA} is reasonable to obtain the allowed $P_{D(MAX)}$.

The power loss of system can be found in the efficiency measurement and the formula below can be used to determine the power loss of IC by removing the loss of inductor including DC loss and AC loss.

Two-phase converter power loss:



$$\begin{aligned} &P_{loss} = (V_{lN} \times I_{lN} - V_{OUT} \times I_{OUT}) - ((\frac{I_{OUT}}{2})^2 \times DCR) \times 2 \\ &-P_{core_loss} \times 2 - (\frac{V_{OUT}^2 \times ACR}{12 \times L^2 \times f_{SW}^2} \times (1 - \frac{V_{OUT}}{V_{lN}})^2) \times 2 \end{aligned}$$

Single-phase converter power loss:

$$\begin{split} &P_{loss} = (V_{lN} \times I_{lN} - V_{OUT} \times I_{OUT}) - I_{OUT}^2 \times DCR - P_{core_loss} \\ &- \frac{V_{OUT}^2 \times ACR}{12 \times L^2 \times f_{SW}^2} \times (1 - \frac{V_{OUT}}{V_{lN}})^2 \end{split}$$

Where Pcore loss and ACR need to be obtained from inductor supplier.

Total loss of the IC cannot be larger than maximum power loss. If the application requires a higher ambient temperature and/or higher switching frequency, care should be taken to reduce the temperature rise of the part by using a heat sink or air flow. Note that the over-temperature protection is intended to protect the device during momentary overload conditions. The protection is activated outside of the absolute maximum range of operation as a secondary fail-safe and therefore should not be relied upon operationally. Continuous operation above the specified absolute maximum operating junction temperature may impair device reliability or permanently damage the device.



16.5 Layout Guidelines

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the RTQ2134-QA:

- Four-layer or six-layer PCB with maximum ground plane is strongly recommended for good thermal performance.
- Keep the traces of the main current paths wide and short.
- Place high frequency decoupling capacitor as close as possible to the IC to reduce the loop impedance and minimize switch node ringing.
- Place multiple vias under the device near PVIN and PGND and close to input capacitors to reduce parasitic
 inductance and improve thermal performance. To keep thermal resistance low, extend the ground plane as
 much as possible, and add twenty thermal vias under and near the RTQ2134-QA to additional ground planes
 within the circuit board and on the bottom side.
- The high frequency switching nodes, LX, should be as small as possible. Keep analog components away from the LX node.
- Reduce the area size of the LX exposed copper to reduce the electrically coupling from this voltage.
- Connect the feedback sense network behind via of output capacitor.
- Connect all analog grounds to common node and then connect the common node to the power ground with a single point.

<u>Figure 9</u> and <u>Figure 10</u> show the layout example which includes one two phase converter for Core and one single phase converter for Memory application.




Figure 9. Layout Guideline for 2 + 1 + 1 Application






Figure 10. Layout Guideline for 2 + 2 Application

Note 8. The information provided in this section is for reference only. The customer is solely responsible for designing, validating, and testing any applications incorporating Richtek's product(s). The customer is also responsible for applicable standards and any safety, security, or other requirements.


Copyright © 2025 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



17 Functional Register Description

17.1 I²C Interface

The RTQ2134-QA I²C slave address = 7'b0011000 (Changed by Factory Setting). The RTQ2134-QA supports fast mode (bit rate up to 400kb/s). The write or read bit stream (N \geq 1) is shown in Figure 11.






Figure 11. I²C Read and Write Stream and Timing Diagram

The RTQ2134-QA also supports High-speed mode (bit rate up to 3.4Mb/s) with access code 08H.

<u>Figure 12</u> and <u>Figure 13</u> show detailed transfer format. Hs-mode can only start after the following conditions (all of which are in F/S-mode):

- START condition (S)
- 8-bit master code (00001xxx)
- not-acknowledge bit (A)




Figure 12. Data Transfer Format in Hs-mode




Figure 13. A Complete Hs-mode Transfer



Table 3. I²C Register Summary

Register Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
0x01	IO_CHIPN AME			I	IO_CHI	PNAME		I	1	0x01
0x02	IO_CHIPV ERSION				IO_CHIP	VERSION				0x01
0x0A	IO_DIEID3				IO_D	IEID3				0xFE
0x0B	IO_DIEID2				IO_D	IEID2				0xDC
0x0C	IO_DIEID1				IO_D	IEID1				0xBA
0x0D	IO_DIEID0				IO_D	IEID0				0x98
0x0F	IO_SOFTR ESET				Reserved				IO_SO FTRES ET	0x00
0x13	FLT_RECO RDTEMP	FLT_BO OT		Res	erved		Reserved	0x00		
0x14	FLT_RECO RDBUCK1	BUCK1_ PG	Reserved	FLT_BU CK1_OV	FLT_BU CK1_UV		0x00			
0x15	FLT_RECO RDBUCK2	BUCK2_ PG	Reserved	FLT_BU CK2_OV	FLT_BU CK2_UV			0x00		
0x16	FLT_RECO RDBUCK3	BUCK3_ PG	Reserved	FLT_BU CK3_OV	FLT_BU CK3_UV		Rese	erved		0x00
0x22	IO_I2CCFG	Reserved			10	O_I2CADDF	₹			0x18
0x25	IO_RSTDV S	Reserved	IO_F	RSTDVS_C	TRL	Reserved	I	O_DBNTIM	1E	0x00
0x30	FLT_OT_ CTRL		Rese	erved		FLT_CT RLOT1		Reserved		0x00
0x32	FLT_MASK TEMP	FLT_MA SKBOO T		Res	erved		FLT_M ASKHD	FLT_MA SKTSDR	Reserved	0x00
0x33	FLT_MASK BUCK1	FLT_BU CK1MA SKPG	BUCK1 INTACT	FLT_BU CK1MA SKOV	FLT_BU CK1MA SKUV		Rese	erved		0x00
0x34	FLT_MASK BUCK2	FLT_BU CK2MA SKPG	BUCK2 INTACT	FLT_BU CK2MA SKOV	FLT_BU CK2MA SKUV	Reserved				0x00
0x35	FLT_MASK BUCK3	FLT_BU CK3MA SKPG	BUCK3 INTACT	FLT_BU CK3MA SKOV	FLT_BU CK3MA SKUV	Reserved				0x00
0x37	FLT_BUCK 1_CTRL		Rese	erved		FLT_BU CK1_CT RLUV		Reserved		0x0C



Register	Register	D:: -	D:: 0	5.4.5	57.4	D'' 0	D'' 0	D'' 4	D:: 0	D 6 11
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
0x38	FLT_BUCK 2_CTRL		Rese	erved		FLT_BU CK2_CT RLUV		Reserved		0x0C
0x39	FLT_BUCK 3_CTRL		Rese	erved		FLT_BU CK3_CT RLUV		Reserved		0x0C
0x3E	BUCK1_ RAMP	Reserved	BUCK1_ DVS_UP		Reserved		BUCK1_ DVS_D OWN	Rese	erved	0x44
0x42	BUCK1_ CFG0				Reserved				BUCK1_ DIS	0x01
0x48	BUCK1_ DVS0CFG1				BUCK ²	I_DVS0				0x8C
0x49	BUCK1_ DVS0CFG0	Rese	erved	BUCK1_ DVS0M ODE		Rese	erved		BUCK1_ ENDVS0	0x00
0x4A	BUCK1_ DVS1CFG1			BUCK1_DVS1						0x8C
0x4B	BUCK1_ DVS1CFG0	Rese	erved	BUCK1_ DVS1M Reserved BUCK1_ ENDVS1					0x00	
0x52	BUCK1_ DVSCFG			Reserved BUCK1_ DVSPIN CTRL						0x00
0x54	BUCK1_ RSPCFG	Reserved	BU	JCK1_RSP	UP	Reserved	BU	ICK1_RSP	DN	0x14
0x55	BUCK1_ SLEWCTR L	Rese	erved		1_SS_ EW		Rese	erved	0x00	
0x5B	BUCK2_ RAMP	Reserved	BUCK2_ DVS_UP		Reserved		BUCK2_ DVS_D OWN	Rese	erved	0x44
0x5F	BUCK2_ CFG0				Reserved				BUCK2_ DIS	0x01
0x62	BUCK2_ DVS0CFG1				BUCK2	2_DVS0				0x8C
0x63	BUCK2_ DVS0CFG0	Rese	erved	BUCK2_ DVS0M ODE		Rese	erved		BUCK2_ ENDVS0	0x00
0x64	BUCK2_ DVS1CFG1				BUCK	2_DVS1			1	0x8C
0x65	BUCK2_ DVS1CFG0	Rese	erved	BUCK2_ DVS1M Reserved BUCK2_ ENDVS1					0x00	
0x6C	BUCK2_ DVSCFG			Reserved BUCK2_DVSPIN BUCK2_DVS_CTRL				0x00		
0x6E	BUCK2_ RSPCFG	Reserved	BU	JCK2_RSP	UP	Reserved	BU	ICK2_RSP	DN	0x14

Copyright © 2025 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

RTQ2134-QA



Register Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
0x6F	BUCK2_ SLEWCTRL	Rese	Reserved BUCK2_SS_ SLEW Reserved						0x00	
0x75	BUCK3_ RAMP	Reserved	BUCK3_ DVS_UP		BUCK3_ DVS_DO Reserved WN					0x44
0x79	BUCK3_ CFG0			Reserved BUCK3_DIS						0x01
0x7C	BUCK3_ DVS0CFG1			BUCK3_DVS0						0x8C
0x7D	BUCK3_ DVS0CFG0	Rese	erved	ved BUCK3 BUCK3_DVS0 Reserved ENDVS0					0x00	
0x7E	BUCK3_ DVS1CFG1				BUCK3	_DVS1				0x8C
0x7F	BUCK3_ DVS1CFG0	Rese	erved	BUCK3 _DVS1 MODE		Reser	ved		BUCK3_ ENDVS1	0x00
0x86	BUCK3_ DVSCFG			Reserved BUCK3_ DVSPIN POL BUCK3_DVS_ CTRL					0x00	
0x88	BUCK3_ RSPCFG	Reserved	BU	UCK3_RSPUP Reserved BUCK3_RSPDN				0x14		
0x89	BUCK3_ SLEWCTR	Rese	erved		3_SS_ EW		Rese	rved		0x00



Table 4. I²C Register Map

Register Address	0x01 Register Name					IO_CHIPNAME				
Bits	Bit 7	Bit 6	Bit 5	Bit 5 Bit 4 Bit 3 Bit 2 Bit 1						
Default	0	0	0	0	0	0	0	1		
Read/Write	R	R	R	R	R	R	R	R		
Bits	Na	me	Description							
Bit 7 to Bit 0	IO_CHI	PNAME	IO_CHIPNAME							

Register Address	0x	02	Register Name IO_CHIPVERSION					
Bits	Bit 7	Bit 6	Bit 5	Bit 4 Bit 3 Bit 2 Bit 1 Bit				
Default	0	0	0	0	0	0	0	1
Read/Write	R	R	R	R	R	R	R	R
Bits	Na	me	Description					
Bit 7 to Bit 0	IO_CHIP\	/ERSION	IO_CHIPVERSION					

Register Address	0x0A Register Name					IO_DIEID3	O_DIEID3			
Bits	Bit 7	Bit 6	Bit 5	Bit 4 Bit 3 Bit 2 Bit 1 Bit 0						
Default	1	1	1	1	1	1	1	0		
Read/Write	R	R	R	R	R	R	R	R		
Bits	Na	me	Description							
Bit 7 to Bit 0	IO_D	IEID3		IO_DIEID3						

Register Address	0x	0B	Register Name	IO_DIEID2						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default	1	1	0	1	1	1	0	0		
Read/Write	R	R	R	R	R	R	R	R		
Bits	Na	me		Description						
Bit 7 to Bit 0	IO_D	IEID2	IO_DIEID2							

RTQ2134-QA



Register Address	0x	0C	Register Name		IO_DIEID1					
Bits	Bit 7	Bit 6	Bit 5	Bit 4 Bit 3 Bit 2 Bit 1 Bit 0						
Default	1	0	1	1	1	0	1	0		
Read/Write	R	R	R	R	R	R	R	R		
Bits	Na	me	Description							
Bit 7 to Bit 0	IO_D	IEID1		IO_DIEID1						

Register Address	UXUI)			egister IO_DIEID0						
Bits	Bit 7	Bit 6	Bit 5	Bit 4 Bit 3 Bit 2 Bit 1 Bit 0						
Default	1	0	0	1	1	0	0	0		
Read/Write	R	R	R	R	R	R	R	R		
Bits	Na	me	Description							
Bit 7 to Bit 0	IO_D	IEID0			IO_D	IEID0				

Register Address	0x	0x0F Register Name IO_SOFTRESET							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 2	Bit 1	Bit 0		
Default	0	0	0	0	0	0	0	0	
Read/Write	R	R	R	R R R RW					
Bits	Na	me			Descr	iption			
Bit 7 to Bit 1	Rese	erved	Reserved b	oits					
Bit 0	IO_SOF	TRESET	Reset all digital functions to default setting. 0: Not changed 1: Reset and bit cleared						



Register Address	0x13		Register FLT_RECORDTEMP						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Default	0	0	0	0	0	0	0	0	
Read/Write	RC	R	R	R	R	RC	RC	R	
Bits	Name Description								
Bit 7	FLT_I	воот	 Boot interrupt indicator. Read only and automatically cleared. 0: Boot process does not occur. AVIN is less than UVLO rising threshold. 1: Boot process has occurred. AVIN is greater than UVLO rising threshold or less than UVLO falling threshold. 						
Bit 6 to Bit 3 Bit 0	Rese	erved	Reserved b	oits					
Bit 2	FLT_H	OTDIE	0: Temp of	errupt indicat die is lower Greater thar	than thresh		natically clea	ared.	
Bit 1	FLT_TE	MPSDR	OT interrupt indicator. Read only and automatically cleared. 0: No Fault. Less than threshold. 1: Fault. Greater than threshold or during fault recovery.						

Register Address	0x	:14	Register Name	FLT_RECORDBUCK1						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default	0	0	0	0	0	0	0	0		
Read/Write	R	R	RC RC R R R							
Bits	Na	me	Description							
Bit 7	BUCK	(1_PG	0: VOUT >		ting VOUT	or VOUT < 9 > 90% of set		g VOUT		
Bit 6 Bit 3 to Bit 0	Rese	erved	Reserved b	oits						
Bit 5	FLT_BU	OV interrupt indicator. Read only and automatically cleared. FLT_BUCK1_OV 0: No Fault. Less than threshold. 1: Fault. Greater than threshold.								
Bit 4	FLT_BUCK1_UV UV interrupt indicator. Read only and automatically cleared. 0: No Fault. Greater than threshold. 1: Fault. Less than threshold or during fault recovery.									



Register Address	0x15		Register Name	FLT_RECORDBUCK2						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default	0	0	0	0	0	0	0	0		
Read/Write	R	R	RC	RC	R	R	R	R		
Bits	Name		Description							
Bit 7	BUCK2_PG		Power good status indicator. 0: VOUT > 110% of setting VOUT or VOUT < 90% of setting VOUT 1: 110% of setting VOUT > VOUT > 90% of setting VOUT							
Bit 6 Bit 3 to Bit 0	Reserved		Reserved bits							
Bit 5	FLT_BUCK2_OV		OV interrupt indicator. Read only and automatically cleared. 0: No Fault. Less than threshold. 1: Fault. Greater than threshold.							
Bit 4	FLT_BU	CK2_UV	UV interrupt indicator. Read only and automatically cleared. 0: No Fault. Greater than threshold. 1: Fault. Less than threshold or during fault recovery.							

Register Address	0x16		Register Name	FLT_RECORDBUCK3						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default	0	0	0	0	0	0	0	0		
Read/Write	R	R	RC	RC	R	R	R	R		
Bits	Name		Description							
Bit 7	BUCK3_PG		Power good status indicator. 0: VOUT > 110% of setting VOUT or VOUT < 90% of setting VOUT 1: 110% of setting VOUT > VOUT > 90% of setting VOUT							
Bit 6 Bit 3 to Bit 0	Rese	erved	Reserved bits							
Bit 5	FLT_BU	CK3_OV	OV interrupt indicator. Read only and automatically cleared. 0: No Fault. Less than threshold. 1: Fault. Greater than threshold.							
Bit 4	FLT_BU	CK3_UV	UV interrupt indicator. Read only and automatically cleared. 0: No Fault. Greater than threshold. 1: Fault. Less than threshold or during fault recovery.							



Register Address	0x22		Register Name		IO_I2CCFG					
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default	0	0	0	1	1	0	0	0		
Read/Write	R	R	R	R	R	R	R	R		
Bits	Na	me			Descr	iption				
Bit 7	Rese	erved	Reserved b	oits						
Bit 6 to Bit 0	10_120	ADDR	IO_I2CADE)R						

Register Address	0x	25	Register Name	IO_RSTDVS				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	R	RW	RW RW R RW F					
Bits	Na	me	Description					
Bit 7 and Bit 3	Rese	erved	Reserved bits					
Bit 6				able Buck3 v ST pin is pull	-	set function	to default vo	oltage when
Bit 5	IO_RS	STDVS		able Buck2 v ST pin is pull		set function	to default vo	oltage when
Bit 4				able Buck1 v ST pin is pull		set function	to default vo	oltage when
Bit 2 to Bit 0	IO_DB	NTIME		ms		ms		

RTQ2134-QA



Register Address	0x30		Register Name		FLT_OT_CTRL						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default	0	0	0	0	0	0	0	0			
Read/Write	R	R	R	R	RW	R	R	R			
Bits	Na	Name			Descr	iption					
Bit 7 to Bit 4 Bit 2 to Bit 0	Rese	erved	Reserved bits								
Bit 3	FLT_C1	TRLOT1	When OT is shutdown. 0: Shutdow 1: Not Shut	'n	he Buck car	n be set to s	hutdown or ı	not			

Register Address	0x	32	Register Name		FL	T_MASKTE	MP	
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	RW	R	R	R R R RW F				R
Bits	Na	me	Description					
Bit 7	FLT_MA	SKBOOT	Masking the BOOT detection signal. 0: Pass internal logic output to INT pin. 1: Mask internal logic output to INT pin.					
Bit 6 to Bit 3 Bit 0	Rese	erved	Reserved b	oits				
Bit 2	FLT_M	Masking the Hot die detection signal. 0: Pass internal logic output to INT pin. 1: Mask internal logic output to INT pin.						
Bit 1	Masking the Thermal shutdown detection signal. FLT_MASKTSDR 0: Pass internal logic output to INT pin. 1: Mask internal logic output to INT pin.							



Register Address	0x	33	Register Name		FLT	_MASKBU(CK1	
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	R	R	R	R
Bits	Na	me	Description					
Bit 7	_	K1MASKP G	0: Pass inte	ernal logic o	good detecti utput to INT utput to INT	pin.		
Bit 6	BUCK1	INTACT			nsure Buck1 ternal use or		n normally. '	'0" is
Bit 5	FLT_BUCI	K1MASKO V	0: Pass inte	ernal logic o	Itage detecti utput to INT utput to INT	pin.		
Bit 4	_	T_BUCK1MASKU V Masking Buck1 undervoltage detection signal. 0: Pass internal logic output to INT pin. 1: Mask internal logic output to INT pin.						
Bit 3 to Bit 0	Rese	erved	Reserved b	oits				

Register Address	0x	34	Register Name		FLT	_MASKBU	CK2	
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	R	R	R	R
Bits	Na	me	Description					
Bit 7	_	T_BUCK2MASKP G Masking Buck2 power good detection signal. 0: Pass internal logic output to INT pin. 1: Mask internal logic output to INT pin.						
Bit 6	BUCK2	INTACT		it to "1" to e			n normally. '	'0" is
Bit 5	_	K2MASKO /	0: Pass inte	uck2 overvol ernal logic o ernal logic o	utput to INT	pin.		
Bit 4	FLT_BUC	K2MASKU /	Masking Buck2 undervoltage detection signal. 0: Pass internal logic output to INT pin. 1: Mask internal logic output to INT pin.					
Bit 3 to Bit 0	Rese	erved	Reserved b	oits				



Register Address	0x	35	Register Name		FLT	_MASKBU(CK3	
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	R	R	R	R
Bits	Na	me	Description					
Bit 7		K3MASKP 3	0: Pass inte	ernal logic o	good detecti utput to INT utput to INT	pin.		
Bit 6	BUCK3	INTACT			nsure Buck3 ternal use or		n normally. '	'0" is
Bit 5	_	K3MASKO /	0: Pass inte	ernal logic o	Itage detecti utput to INT utput to INT	pin.		
Bit 4	. – .	UCK3MASKU V Masking Buck3 undervoltage detection signal. 0: Pass internal logic output to INT pin. 1: Mask internal logic output to INT pin.						
Bit 3 to Bit 0	Rese	erved	Reserved b	oits				

Register Address	0x37		Register Name		FLT_BUCK1_CTRL				
Bits	Bit 7	Bit 6	Bit 5	Bit 5 Bit 4 Bit 3			Bit 1	Bit 0	
Default	0	0	0	0	1	1	0	0	
Read/Write	R	R	R	R	RW	R	R	R	
Bits	Na	Name			Descr	iption			
Bit 7 to Bit 4 Bit 2 to Bit 0	Rese	erved	Reserved b	ved bits					
Bit 3	FLT_BUCK1_ Latch or 0: UV Si 1: UV Hi			down	ion behavior	when Buck	1 suffers UV	detection.	

Register Address	0x	38	Register FLT_BUCK2_CTRL					
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	1	1	0	0
Read/Write	R	R	R R RW R R					R
Bits	Na	me			Descr	iption		
Bit 7 to Bit 4 Bit 2 to Bit 0	Rese	erved	Reserved b	oits				
Bit 3	FLT_B CTR	UCK2_ LUV	Latch or hiccup protection behavior when Buck2 suffers UV det 0: UV Shutdown 1: UV Hiccup					



Register Address	0x	39	Register Name		FLT	_BUCK3_C	ICK3_CTRL			
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default	0	0	0	0	1	1	0	0		
Read/Write	R	R	R R RW R R				R			
Bits	Na	me			Descr	iption				
Bit 7 to Bit 4 Bit 2 to Bit 0	Rese	erved	Reserved b	Reserved bits						
Bit 3	FLT_BUCK3_ CTRLUV Latch or 0: UV S 1: UV H			down	ion behavior	when Buck	3 suffers UV	detection.		

Register Address	0x	3E	Register Name		В	UCK1_RAM	IP	
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	1	0	0	0	1	0	0
Read/Write	R	RW	R R R RW R R					R
Bits	Na	me			Descr	iption		
Bit 7 Bit 5 to Bit 3 Bit 1 to Bit 0	Rese	erved	Reserved b	its				
Bit 6	BUCK1_	BUCK1_DVS_UP The operation mode when Buck1 ramps up. 0: Auto Mode 1: FCCM						
Bit 2					nen Buck1 ra	amps down.		

Register Address	0x42		Register Name		BUCK1_CFG0				
Bits	Bit 7	Bit 6	Bit 5	Bit 5 Bit 4 Bit 3 Bit 2 Bit 1				Bit 0	
Default	0	0	0	0	0	0	0	1	
Read/Write	R	R	R R R R					RW	
Bits	Na	me	Description						
Bit 7 to Bit 1	Rese	erved	Reserved b	oits					
Bit 0	BUCK1_DIS software or 0: Disable of			external en output disch	•	r.	uck1 is turne	ed off by	



Register Address	0x	48	Register BUCK1_DVS0CFG1						
Bits	Bit 7	Bit 6	Bit 5	Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 B					
Default	1	0	0	0	1	1	0	0	
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW	
Bits	Na	me	Description						
Bit 7 to Bit 0	BUCK1	_DVS0	SEL[7:0] = SEL[7:0] = SEL[7:0] = For 0.3V to	11111111: V 11001000: V 0000000: 0. 1.3V, V _{OUT}	3V = 0.3V + SE	/ L[7:0](decim	nal) x 5mV simal) - 200}	x 10mV	

Register Address	0x	49	Register BUCK1_DVS0CFG0						
Bits	Bit 7	Bit 6	Bit 5	5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0					
Default	0	0	0 0 0 0 0					0	
Read/Write	R	R	RW R R R RW						
Bits	Na	me	Description						
Bit 7 to Bit 6 Bit 4 to Bit 1	Rese	erved	Reserved b	oits					
Bit 5	BUCK1_D	VS0MODE	Buck1 DVS0 operation mode setting 0: Auto Mode 1: FCCM Note: Please enable all the set outputs before setting into the FCCM.						
Bit 0	BUCK1_	ENDVS0	Enable or disable Buck1 DVS0 0: Disable 1: Enable						

Register Address	0x	4A	Register Name	BUCKI DVSICEGI					
Bits	Bit 7	Bit 6	Bit 5	Bit 4 Bit 3 Bit 2 Bit 1 Bit 0					
Default	1	0	0	0 0 1 1 0					
Read/Write	RW	RW	RW	RW RW RW RW RW					
Bits	Na	me		Description					
Bit 7 to Bit 0	BUCK1	_DVS1	SEL[7:0] = SEL[7:0] = SEL[7:0] = For 0.3V to	11111111: V 11001000: V 0000000: 0. 1.3V, Vout	3V = 0.3V + SE	L[7:0](decin	nal) x 5mV cimal) - 200}	x 10mV	



Register Address	0x	4B	Register Name			BULKI DVSTUEGU				
Bits	Bit 7	Bit 6	Bit 5	Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0						
Default	0	0	0	0	0	0	0	0		
Read/Write	R	R	RW R R R RW							
Bits	Na	me	Description							
Bit 7 to Bit 6 Bit 4 to Bit 1	Rese	erved	Reserved b	oits						
Bit 5	BUCK1_D	VS1MODE	0: Auto Mo	de	mode settin		setting into tl	ne FCCM.		
Bit 0	BUCK1_	ENDVS1	Note: Please enable all the set outputs before setting into the FCCM Enable or disable Buck1 DVS1 0: Disable 1: Enable							

Register Address	0x	52	Register Name	BUCK1_DVSCFG				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0 0 0 0 0					
Read/Write	R	R	R R R RW RW					
Bits	Na	me	Description					
Bit 7 to Bit 3	Rese	erved	Reserved bits					
Bit 2	_	DVSPIN_ DL	external VS 0: VSELA = VSELA 1: VSELA =	•	is bit can de VS0 setting DVS1 setting VS1 setting	9		
Bit 1 to Bit 0	Buck1 DVS up and down operations are controlled by software or external pin. BUCK1_DVS_CTRL 00: Use DVS0 setting 01: Use DVS1 setting 10: Controlled by VSELA pin						vare or	



Register Address	0x	54	Register BUCK1_RSPCFG					
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0 1 0 1				0	0
Read/Write	R	RW	RW RW R RW				RW	RW
Bits	Na	me	Description					
Bit 7, Bit 3	Rese	erved	Reserved bits					
Bit 6 to Bit 4	BUCK1_	_RSPUP	001 = 16m	V/μs /μs	etting for DV 101 = 2mV/ 110 = 1mV/ 111 = 0.5mV	μs μs		
Bit 2 to Bit 0	BUCK1_	RSPDN	001 = 16m ³ 011 = 8mV	Buck1 DVS slew rate setting for DVS Dov 001 = 16mV/μs $101 = 2mV/μs$ 011 = $8mV/μs$ $110 = 1mV/μs$ 100 = 4mV/μs $111 = 0.5mV/μs$				

Register Address	0x	55	Register Name		BUCK1_SLEWCTRL					
Bits	Bit 7	Bit 6	Bit 5 Bit 4 Bit 3 Bit 2 Bit 1					Bit 0		
Default	0	0	0	0	0	0	0	0		
Read/Write	R	R	RW	RW	R	R	R	R		
Bits	Na	me			Descr	iption				
Bit 7 to Bit 6 Bit 3 to Bit 0	Rese	erved	Reserved bits							
Bit 5 to Bit 4	BUCK1_S	SS_SLEW	Set the soft external en 00 = 10mV/ 01 = 5mV/	able pin. /μs 10		ed on by soft	ware or			

Register Address	0x	5B	Register BUCK2_RAMP					
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	1	0	0	0	1	0	0
Read/Write	R	RW	R R R RW R					
Bits	Na	me	Description					
Bit 7 Bit 5 to Bit 3 Bit 1 to Bit 0	Rese	Reserved Reserved bits						
Bit 6	BUCK2_	DVS_UP	The operation of the control of the	ion mode wh	nen Buck2 ra	amps up.		
Bit 2	BUCK2_D'	The operation mode when Buck2 ramps down. BUCK2_DVS_DOWN 0: Decay Mode 1: FCCM						



Register Address	0x	5F	Register Name		В	UCK2_CFG	60	
Bits	Bit 7	Bit 6	Bit 5 Bit 4 Bit 3 Bit 2 Bit 1				Bit 1	Bit 0
Default	0	0	0	0	0	0	0	1
Read/Write	R	R	R	R R R R				
Bits	Na	me			Descr	iption		
Bit 7 to Bit 1	Rese	erved	Reserved b	oits				
Bit 0	BUCK2_DIS The output discharge resistor operation when software or external enable pin. 0: Disable output discharge resistor. 1: Enable output discharge resistor.					Buck2 is turn	ed off by	

Register Address	0x	62	Register BUCK2_DVS0CFG1							
Bits	Bit 7	Bit 6	Bit 5	Bit 4 Bit 3 Bit 2 Bit 1 Bit 0						
Default	1	0	0	0	1	1	0	0		
Read/Write	RW	RW	RW	RW RW RW RW						
Bits	Na	me	Description							
Bit 7 to Bit 0	BUCK2	P_DVS0	SEL[7:0] = SEL[7:0] = SEL[7:0] = For 0.3V to	111111111: \\ 11001000: \\ 0000000: 0. 1.3V, Vout	.3V = 0.3V + SE	/ L[7:0](decin	nal) x 5mV cimal) - 200}	x 10mV		

Register Address	0x63 Register Name BUCK2_DV					K2_DVS0C	FG0		
Bits	Bit 7	Bit 6	Bit 5	Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0					
Default	0	0	0	0	0	0	0	0	
Read/Write	R	R	RW R R R RW						
Bits	Na	me	Description						
Bit 7 to Bit 6 Bit 4 to Bit 1	Rese	erved	Reserved b	oits					
Bit 5	BUCK2_D	VS0MODE	0: Auto Mo	de .	mode settin		setting into t	he FCCM.	
Bit 0	BUCK2_	ENDVS0	Enable or disable Buck2 DVS0 0: Disable 1: Enable						

RTQ2134-QA



Register Address	0x64 Register Name			Register Name BUCK2_DVS1CFG1					
Bits	Bit 7	Bit 6	Bit 5	Bit 4 Bit 3 Bit 2 Bit 1 Bit					
Default	1	0	0	0	1	1	0	0	
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW	
Bits	Na	me	Description						
Bit 7 to Bit 0	BUCK2	2_DVS1	SEL[7:0] = SEL[7:0] = SEL[7:0] = For 0.3V to	11111111: V 11001000: V 0000000: 0. 1.3V, V _{OUT}	3V = 0.3V + SE	/ L[7:0](decin	nal) x 5mV simal) - 200}	x 10mV	

Register Address	0x	65	Register Name		BUC	K2_DVS1C	FG0	Bit 0 0 RW			
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default	0	0	0 0 0 0 0								
Read/Write	R	R	RW R R R RW								
Bits	Na	me	Description								
Bit 7 to Bit 6 Bit 4 to Bit 1	Rese	erved	Reserved b	oits							
Bit 5	BUCK2_D	VS1MODE	0: Auto Mod 1: FCCM	de	mode settin		setting into tl	he FCCM.			
Bit 0	BUCK2_	Note: Please enable all the set outputs before setting into the FCCM Enable or disable Buck2 DVS1 0: Disable 1: Enable									



Register Address	0x	6C	Register Name		BU	CK2_DVSC	FG	
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0 0 0 0 0					
Read/Write	R	R	R R R RW RW					
Bits	Na	me	Description					
Bit 7 to Bit 3	Rese	erved	Reserved bits					
Bit 2	_	When Buck2 DVS up and down operations are controlled by usin external VSELA pin, this bit can define the polarity for VSELA. 0: VSELA = 1 → use DVS0 setting VSELA = 0 → use DVS1 setting 1: VSELA = 1 → use DVS1 setting VSELA = 0 → use DVS0 setting						
Bit 1 to Bit 0	BUCK2_D	VS_CTRL	external pir 00: Use DV 01: Use DV	n. /S0 setting	·	s are contro	lled by softv	vare or

Register Address	0x	6E	Register BUCK2_RSPCFG					
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0 1 0 1				0	0
Read/Write	R	RW	RW	RW	RW	RW		
Bits	Na	me	Description					
Bit 7, Bit 3	Rese	erved	Reserved b	oits				
Bit 6 to Bit 4	BUCK2_	RSPUP	001 = 16m	V/μs /μs	etting for D\ 101 = 2m\ 110 = 1m\ 111 = 0.5m	//μs //μs		
Bit 2 to Bit 0	BUCK2_	_RSPDN	Buck2 DVS slew rate setting for DVS Down 001 = $16\text{mV}/\mu\text{s}$ 101 = $2\text{mV}/\mu\text{s}$ 011 = $8\text{mV}/\mu\text{s}$ 110 = $1\text{mV}/\mu\text{s}$ 100 = $4\text{mV}/\mu\text{s}$ 111 = $0.5\text{mV}/\mu\text{s}$					



Register Address	0x	0x6F		BUCK2_SLEWCTRL							
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Default	0	0	0	0	0	0	0	0			
Read/Write	R	R	RW	RW	R	R	R	R			
Bits	Na	me			Descr	ription		l			
Bit 7 to Bit 6 Bit 3 to Bit 0	Rese	erved	Reserved bits								
Bit 5 to Bit 4	BUCK2_S	SS_SLEW	Set the soft external en 00 = 10mV/ _L 01 = 5mV/ _L	able pin. /μs 10	rate when Bu = 2.5mV/μs = 1.25mV/μs		ed on by soft	ware or			

Register Address	0x75 Register Name					UCK3_RAM	IP	
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	1	0 0 0 1 0					
Read/Write	R	RW	R R RW R R					
Bits	Na	me	Description					
Bit 7 Bit 5 to Bit 3 Bit 1 to Bit 0	Rese	erved	Reserved b	oits				
Bit 6	BUCK3_	DVS_UP	The operation mode when Buck3 ramps up. 0: Auto Mode 1: FCCM					
Bit 2	BUCK3_D	/S_DOWN	The operation mode when Buck3 ramps down.					

Register Address	0x79		Register Name		BUCK3_CFG0					
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default	0	0	0	0	0	0	0	1		
Read/Write	R	R	R R R R					RW		
Bits	Na	me	Description							
Bit 7 to Bit 1	Rese	erved	Reserved b	oits						
Bit 0	BUCK	3_DIS	The output discharge resistor operation when Buck3 is turned off by software or external enable pin. 0: Disable output discharge resistor. 1: Enable output discharge resistor.							



Register Address	0x	7C	Register BUCK3_DVS0CFG1					
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	1	0	0	0 0 1 1 0				
Read/Write	RW	RW	RW RW RW RW RW					
Bits	Na	me	Description					
Bit 7 to Bit 0	BUCK3	_DVS0	SEL[7:0] = SEL[7:0] = SEL[7:0] = For 0.3V to	11111111: \\ 11001000: \\ 0000000: 0. 1.3V, V _{OUT}	3V = 0.3V + SE	L[7:0](decin	nal) x 5mV simal) - 200}	x 10mV

Register Address	0x	7D	Register Name BUCK3_DVS0CFG0					
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0 0 0 0 0					
Read/Write	R	R	RW R R R RW					
Bits	Na	me	Description					
Bit 7 to Bit 6 Bit 4 to Bit 1	Rese	erved	Reserved b	oits				
Bit 5	BUCK3_D	VS0MODE	Buck3 DVS0 operation mode setting 0: Auto Mode 1: FCCM Note: Please enable all the set outputs before setting into the FCCM.					
Bit 0	BUCK3_	ENDVS0	Enable or disable Buck3 DVS0 0: Disable 1: Enable					

Register Address	0x	7E	Register BUCK3_DVS1CFG1					
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	1	0	0	0	1	1	0	0
Read/Write	RW	RW	RW RW RW RW RW					
Bits	Na	me	Description					
Bit 7 to Bit 0	BUCK3	_DVS1	SEL[7:0] = SEL[7:0] = SEL[7:0] = For 0.3V to	11111111: \\ 11001000: \\ 0000000: 0. 1.3V, Vout	3V = 0.3V + SE	L[7:0](decin	nal) x 5mV simal) - 200}	x 10mV

Copyright © 2025 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.



Register Address	0x	7F	Register Name		BUCK3_DVS1CFG0					
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default	0	0	0 0 0 0 0 0							
Read/Write	R	R	RW R R R RW							
Bits	Na	me	Description							
Bit 7 to Bit 6 Bit 4 to Bit 1	Rese	erved	Reserved b	oits						
Bit 5	BUCK3_D	VS1MODE	0: Auto Mo	de	mode settin		setting into t	he FCCM.		
Bit 0	BUCK3_	Note: Please enable all the set outputs before setting into the FCC Enable or disable Buck3 DVS1 0: Disable 1: Enable								

Register Address	0x	86	Register Name		BU	CK3_DVSC	FG	
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	R	R	R R R RW RW R					
Bits	Na	me	Description					
Bit 7 to Bit 3	Rese	erved	Reserved bits					
Bit 2	_	DVSPIN_ DL	external VS 0: VSELA = VSELA 1: VSELA =	SELA pin, thi = 1 \rightarrow use D = 0 \rightarrow use D = 1 \rightarrow use D	s bit can de VS0 setting DVS1 setting	fine the pola	controlled b rity for VSEI	
Bit 1 to Bit 0	BUCK3_D	Buck3 DVS up and down operations are controlled by software or external pin. BUCK3_DVS_CTRL 00: Use DVS0 setting 01: Use DVS1 setting 10: Controlled by VSELA pin						are or




Register Address	0x	88	Register Name		BU	CK3_RSPC	FG	
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0 1 0 1				0	0
Read/Write	R	RW	RW RW R RW				RW	RW
Bits	Na	me	Description					
Bit 7, Bit 3	Rese	erved	Reserved bits					
Bit 6 to Bit 4	BUCK3_	_RSPUP	Buck3 DVS slew rate setting for DVS UP $001 = 16 \text{mV}/\mu\text{s}$ $101 = 2 \text{mV}/\mu\text{s}$ $011 = 8 \text{mV}/\mu\text{s}$ $110 = 1 \text{mV}/\mu\text{s}$ $100 = 4 \text{mV}/\mu\text{s}$ $111 = 0.5 \text{mV}/\mu\text{s}$					
Bit 2 to Bit 0	BUCK3_	BUCK3_RSPDN Buck3 DVS slew rate setting for DVS Down $001 = 16\text{mV}/\mu\text{s} \qquad 101 = 2\text{mV}/\mu\text{s} \\ 011 = 8\text{mV}/\mu\text{s} \qquad 110 = 1\text{mV}/\mu\text{s} \\ 100 = 4\text{mV}/\mu\text{s} \qquad 111 = 0.5\text{mV}/\mu\text{s}$						

Register Address	0x89		Register Name	BUCK3_SLEWCTRL						
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Default	0	0	0	0	0	0	0	0		
Read/Write	R	R	RW	RW	R	R	R	R		
Bits	Name		Description							
Bit 7 to Bit 6 Bit 3 to Bit 0	Rese	erved	Reserved bits							
Bit 5 to Bit 4	BUCK3_S	SS_SLEW	Set the soft-start slew rate when Buck3 is turned on by software or external enable pin. $00=10\text{mV}/\mu\text{s} \qquad 10=2.5\text{mV}/\mu\text{s} \\ 01=5\text{mV}/\mu\text{s} \qquad 11=1.25\text{mV}/\mu\text{s}$					ware or		



18 Outline Dimension




Symbol	Dimensions I	n Millimeters	Dimensions In Inches			
	Min	Max	Min	Max		
Α	0.700	0.800	0.028	0.031		
A1	0.000	0.050	0.000	0.002		
A3	0.175	0.250	0.007	0.010		
R	0.050	0.150	0.002	0.006		
S	0.001	0.090	0.000	0.004		

Tolerance	
±0.050	

WET W-Type 30L QFN 4.5x5 (FC) Package



19 Footprint Information




Package	Number of Pin	Tolerance
WET-V/W/U/XQFN4.5x5-30(FC)	30	±0.05




20 Packing Information

20.1 Tape and Reel Data



Package Type	Tape Size (W1) (mm)	Pocket Pitch (P) (mm)	Reel Si	ze (A) (in)	Units per Reel	Trailer(mm)	Leader (mm)	Reel Width (W2) Min./Max. (mm)
(V, W) QFN/DFN 4.5x5	12	8	180	7	1,500	160	600	12.4/14.4



- C, D, and K are determined by component size. The clearance between the components and the cavity is as follows:
- For 12mm carrier tape: 0.5mm max.

	Tona Cina	W1	Р		В		F		Ø١		K		Н
Tape Size	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.	
	12mm	12.3mm	7.9mm	8.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	1.0mm	1.3mm	0.6mm



20.2 Tape and Reel Packing

Step	Photo/Description	Step	Photo/Description
1	Pool 7"	4	RICHTEK CARCA CARC
	Reel 7"		3 reels per inner box Box A
2	The state of the s	5	
	HIC & Desiccant (1 Unit) inside		12 inner boxes per outer box
3	THISTER C	6	PICHTEK PRINCIPAL DESCRIPTION OF THE PRINCIPAL DESCRIPTION OF THE PRINCIPA
	Caution label is on backside of Al bag		Outer box Carton A

Container	Reel			Вох		Carton			
Package	Size	Units	Item	Reels	Units	Item	Boxes	Unit	
(V, W) QFN &	7"	4 500	Box A	3	4,500	Carton A	12	54,000	
DFN 4.5x5	/" 1	1,500	Box E	1	1,500	For Combined or Partial Reel.		Reel.	

Copyright © 2025 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



20.3 Packing Material Anti-ESD Property

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
$\Omega/{\rm cm}^2$	10 ⁴ to 10 ¹¹					

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2025 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



21 Datasheet Revision History

Version	Date	Description
03	2023/9/11	Features Ordering Information
04	2025/12/5	Changed the Step-Down to Buck Ordering Information Electrical Characteristics Packing Information