



2.1MHz, 20A Multi-Phase Buck Converter with I²C Interface

1 General Description

The RTQ2134-QA is a multi-phase, programmable power management IC that integrates with four high-efficient, synchronous buck converter cores. The RTQ2134-QA can be 2 + 2 and 2 + 1 + 1 output by OTP. It also features wide output voltage range and the capability to configure the corresponding power stages, which make the device optimized to meet power management requirements for low-power processors, such as core power for CPUs and GPUs. The RTQ2134-QA supports many programmable functions including voltage level, slew rate of voltage change, and slew rate of soft-start via an I²C interface capable of operating up to 3.4MHz. The RTQ2134-QA also supports remote-sense function to get accurate output voltage at large loading. Moreover, the device has interrupt and fault-detection functions to report error status. The RTQ2134-QA is available in a WET-WQFN-30L 4.5x5 (FC) package.


2 Applications

- Automotive Systems

3 Features

- FMEA Compliant Pinout
- AEC-Q100 Grade1 Qualified
- 2 + 2/2 + 1 + 1 Phase Output
- I²C Programmable Output Voltage: 0.3V to 1.85V
- Maximum Output Current: Total 20A, 5.5A per Phase
- Output Remote Sense
- Fast Transient Response
- Input Supply Voltage Range: 3V to 6V
- Selectable Automatic Phase Shielding and Power Saving Mode Enables Higher Light Load Efficiency
- Dynamic Voltage Scaling (DVS) with Programmable Slew Rate for Each Output
- Programmable Soft-Start Function
- Interrupt Function and Fault Detection
- Watchdog Function
- Input Undervoltage-Lockout (UVLO)
- Cycle by Cycle Current Limit
- Output Undervoltage Protection
- Over-Temperature Protection
- WET-WQFN-30L 4.5x5 (FC)
- Junction Temperature Range: –40°C to 150°C

4 Simplified Application Circuit



5 Ordering Information

Part Number	I ² C Address	Default VOUT and Delay Time	Lead Plating System	Package Type	Grade
Program to 2 + 1 + 1 Phase Operation					
RTQ2134GQWTF-21-QA-00	0x18	(1) VOUTx = 1V (2) No Enable/Disable delay time	G: Richtek Green Policy Compliant	QWTF: WET-WQFN-30 L 4.5x5 (FC) (W-Type)	QA: AEC-Q100 Qualified and Screened by High Temperature
RTQ2134GQWTF-21-QA-01	0x18	(1) VOUTx = 1V (2) Enable delay time: VOUT1/2/3 = 0/4/4ms (3) Disable delay time: VOUT1/2/3 = 4/0/0ms			
RTQ2134GQWTF-21-QA-02	0x19	(1) VOUTx = 1V (2) No Enable/Disable delay time			
RTQ2134GQWTF-21-QA-03	0x18	(1) VOUT1/2/3 = 0.75V/1.125V/0.6V (2) Enable delay time: VOUT1/2/3 = 3/2/8ms (3) Disable delay time: VOUT1/2/3 = 4/8/0ms			
RTQ2134GQWTF-21-QA-04	0x18	(1) VOUTx = Disable (2) No Enable/Disable delay time			
Program to 2 + 2 Phase Operation					
RTQ2134GQWTF-22-QA-00	0x18	(1) VOUTx = 1V (2) No Enable/Disable delay time	G: Richtek Green Policy Compliant	QWTF: WET-WQFN-30 L 4.5x5 (FC) (W-Type)	QA: AEC-Q100 Qualified and Screened by High Temperature
RTQ2134GQWTF-22-QA-01	0x18	(1) VOUTx = 1V (2) Enable delay time: VOUT1/2 = 4/0ms (3) Disable delay time: VOUT1/2 = 0/4ms			
RTQ2134GQWTF-22-QA-02	0x18	(1) VOUTx = 1V (2) Enable delay time: VOUT1/2 = 3/0ms (3) Disable delay time: VOUT1/2 = 0/3ms			
RTQ2134GQWTF-22-QA-03	0x18	(1) VOUT1/2 = 1.15V/1.06V (2) No Enable/Disable delay time			
RTQ2134GQWTF-22-QA-04	0x18	(1) VOUT1 (DVS0/DVS1) = 0.96V/0.82V (2) VOUT2 (DVS0/DVS1) = 0.82V/0.82V (3) No Enable/Disable delay time			
RTQ2134GQWTF-22-QA-05	0x18	(1) VOUT1/2 = 1V/0.85V (2) Enable delay time: VOUT1/2 = 1/0ms (3) Disable delay time: VOUT1/2 = 0/1ms			
RTQ2134GQWTF-22-QA-06	0x18	(1) VOUT1/2 = 0.87V/0.82V (2) Enable delay time: VOUT1/2 = 1/0ms (3) Disable delay time: VOUT1/2 = 0/1ms			
RTQ2134GQWTF-22-QA-07	0x18	(1) VOUT1 (DVS0/DVS1) = 0.85V/0.85V (2) VOUT2 (DVS0/DVS1) = 1V/0.85V (3) Enable delay time: VOUT1/2 = 0/1ms (4) Disable delay time: VOUT1/2 = 1/0ms			
RTQ2134GQWTF-22-QA-N0	0x18	(1) VOUT1 = 1V, VOUT2 = Disable (2) No Enable/Disable delay time			
RTQ2134GQWTF-22-QA-N1	0x19	(1) VOUTx = 1V (2) No Enable/Disable delay time			

Note 1. Richtek products are Richtek Green Policy compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.


6 Marking Information

For marking information, contact our sales representative directly or through a Richtek distributor located in your area.

Table of Contents

1	General Description	1	16	Application Information	23
2	Applications	1	16.1	Inductor Selection	23
3	Features	1	16.2	Input Capacitor Selection	23
4	Simplified Application Circuit	1	16.3	Output Capacitor Selection	23
5	Ordering Information	2	16.4	Thermal Considerations	24
6	Marking Information	2	16.5	Layout Guidelines	26
7	Pin Configuration	4	17	Functional Register Description	28
8	Functional Pin Description	4	17.1	I ² C Interface	28
9	Functional Block Diagram	6	18	Outline Dimension	52
10	Absolute Maximum Ratings	7	19	Footprint Information	53
11	Recommended Operating Conditions	7	20	Packing Information	54
12	Electrical Characteristics	8	20.1	Tape and Reel Data	54
13	Typical Application Circuit	11	20.2	Tape and Reel Packing	55
13.1	2 + 1 + 1 Phase	11	20.3	Packing Material Anti-ESD Property	56
13.2	2 + 2 Phase	11	21	Datasheet Revision History	57
14	Typical Operating Characteristics	13			
15	Operation	17			
15.1	Dynamic Voltage Scaling (DVS)	17			
15.2	MODE Selection	18			
15.3	Auto Mode with Automatic Phase Adding/Shedding	18			
15.4	FCCM Mode	18			
15.5	UVLO, Enable Control, and Soft-Start	18			
15.6	Power Good Indication	20			
15.7	Fault Detection and Interrupt Pin	20			
15.8	Watchdog Function	21			
15.9	Overcurrent Protection	22			
15.10	Output Undervoltage Protection	22			
15.11	Over-Temperature Protection	22			

7 Pin Configuration




WET-WQFN-30L 4.5x5 (FC)

8 Functional Pin Description

Pin No.	Pin Name	Pin Function
1	PVIN4	Power input for power stage 4. It is recommended to use a 10 μ F, X7R capacitor.
2, 6, 17, 21	NC	No internal connection.
3	LX4	Switching node for power stage 4.
4, 19	PGND	Power ground for power stage.
5	LX1	Switching node for power stage 1.
7	PVIN1	Power input for power stage 1. It is recommended to use a 10 μ F, X7R capacitor.
8	VSELA	VSEL input pin for all channels. Using corresponding register to define action. "Do Not" leave this pin floating.
9	AVIN_FILT	Filtered analog supply voltage. It is recommended to use a 1 μ F, X7R capacitor.
10	RTN1	Remote ground sense for Buck1.
11	VOUT1	Output voltage sense for Buck1.
12	RTN3	Remote ground sense for Buck3.
13	VOUT3	Output voltage sense for Buck3.
14	AGND	Analog GND.

Pin No.	Pin Name	Pin Function
15	WDOG_RST	Control input for output voltage reset. Reset each Buck output voltage, DVSx, and ENDVSx registers to factory default setting value when this pin is pulled low. Connect this pin to be higher than 70% of VIO pin voltage if this pin is not used. "Do Not" leave this pin floating. The minimum watchdog debounce time is 100μs. Note that the factory default setting value in watchdog register (0x25) is 0x00h (Disabled).
16	PVIN3	Power input for power stage 3. It is recommended to use a 10μF, X7R capacitor.
18	LX3	Switching node for power stage 3.
20	LX2	Switching node for power stage 2.
22	PVIN2	Power input for power stage 2. It is recommended to use a 10μF, X7R capacitor.
23	SCL	Clock input for I ² C interface. The pull-up voltage supply must be the same as VIO voltage for correct operation. Connect this pin to AGND if I ² C interface is not used. "Do Not" leave this pin floating.
24	SDA	Data line for I ² C interface. The pull-up voltage supply must be the same as VIO voltage for correct operation. Connect this pin to AGND if I ² C interface is not used. "Do Not" leave this pin floating.
25	INT	Interrupt indicator. When the INT function is used, set 0x33[6] = 1, 0x34[6] = 1 and 0x35[6] = 1.
26	VIO	I/O supply voltage for digital communications. Connect this pin to 1.8V for normal operation. "Do Not" leave this pin floating.
27	EN	Master chip enable. A logic-high enables the converter; a logic-low forces the device into shutdown mode. "Do Not" leave this pin floating.
28	VOUT2	Output voltage sense for Buck2.
29	RTN2	Remote ground sense for Buck2.
30	AVIN	Analog input voltage.
31 (Exposed Pad)	PGND	Exposed pad. The exposed pad is connected to PGND and must be soldered to a large PCB copper area for maximum power dissipation.

9 Functional Block Diagram



10 Absolute Maximum Ratings

(Note 2)

- Supply Input Voltage----- -0.3V to 6.5V
- LX Pin Switch Voltage ----- -0.3V to 7.3V
 < 100ns----- -5V to 9V
- Other I/O Pin Voltages ----- -0.3V to 7.3V
- Power Dissipation, P_D @ $T_A = 25^\circ\text{C}$
 WET-WQFN-30L 4.5x5 (FC)----- 2.87W
- Package Thermal Resistance (Note 3)
 WET-WQFN-30L 4.5x5 (FC), θ_{JA} ----- 34.8°C/W
 WET-WQFN-30L 4.5x5 (FC), $\theta_{JC}(\text{Top})$ ----- 18.2°C/W
 WET-WQFN-30L 4.5x5 (FC), θ_{JB} ----- 13.2°C/W
- Lead Temperature (Soldering, 10 sec.) ----- 260°C
- Junction Temperature ----- 150°C
- Storage Temperature Range ----- -65°C to 150°C
- ESD Susceptibility (Note 4)
 HBM (Human Body Model)----- 2kV

Note 2. Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Note 3. θ_{JA} is measured in the natural convection at $T_A = 25^\circ\text{C}$ on a Four-layer Richtek Evaluation Board. θ_{JC} is measured at the top of the package.

Note 4. Devices are ESD sensitive. Handling precautions are recommended.

11 Recommended Operating Conditions

(Note 5)

- Supply Input Voltage (for 2 + 2 application)----- 3.3V to 6V
- Supply Input Voltage (for 2 + 1 + 1 application)----- 3V to 6V
- VIO Input Voltage----- 1.7V to V_{IN}
- Junction Temperature Range----- -40°C to 150°C

Note 5. The device is not guaranteed to function outside its operating conditions.

12 Electrical Characteristics

($V_{IN} = 3.7V$, $T_J = -40^{\circ}C$ to $125^{\circ}C$, unless otherwise specified)

Parameter		Symbol	Test Conditions	Min	Typ	Max	Unit
Analog Input Voltage		V _{AVIN}	For 2 + 2 application	3.3	--	6	V
Power Input Voltage		V _{PVIN}	For 2 + 2 application	3.3	--	6	V
Shutdown Current		I _{SHDN}	EN = 0V, Digital circuit does not work	--	1	20	μA
Buck Off Current		I _{SDBO}	EN = V _{IO} = 1.8V, disable all Buck by software	--	20	80	μA
1Phase no Switching Current		I _{SLP}	V _{OUT} = 1.2 x V _{OUT_SETTING}	--	70	120	μA
Undervoltage Lockout Threshold		V _{UVLO}	V _{IN} rising	2.1	2.32	2.45	V
Undervoltage Lockout Hysteresis		ΔV _{UVLO}		--	300	--	mV
High-Side Switch On-Resistance		R _{DS(ON)_H}	V _{IN} = 5V	18	25	45	mΩ
Low-Side Switch On-Resistance		R _{DS(ON)_L}	V _{IN} = 5V	8	15	25	mΩ
SDA, SCL, VSELA, WDOG_RST	Logic-High	V _{IH}	3V ≤ V _{IN} ≤ 6V	0.7 x V _{IO}	--	--	V
	Logic-Low	V _{IL}	3V ≤ V _{IN} ≤ 6V	--	--	0.3 x V _{IO}	
EN Input Voltage Rising threshold		V _{EN_R}		1.2	--	--	V
EN Input Voltage Falling threshold		V _{EN_F}		--	--	0.4	V
External Supply Voltage for I/O Pin		V _{IN_I/O}		1.7	1.8	V _{IN}	V
V _{OUT} DC Accuracy			Auto PFM/PWM, V _{OUT} = 1V (Note 6)	-2.5	--	2.5	%
			Forced PWM, 0.6V ≤ V _{OUT} ≤ 1.85V	-1.5	--	1.5	%
Load Regulation		ΔV _{LOAD}	I _{OUT(DC)} = 1 to 5A (Note 6)	--	-0.08	--	%/A
Line Regulation		ΔV _{LINE}	3V ≤ V _{IN} ≤ 6V, I _{OUT(DC)} = 1.5A (Note 6)	--	0.2	--	%/V
Load Transient Response			2phase operation, 0.1 to 4A, t _R = t _F = 1μs, L = 0.33μH, C _{OUT} = 44μF/phase (Note 6)	--	±40	--	mV
			1phase operation, 0.1 to 2A, t _R = t _F = 1μs, L = 0.33μH, C _{OUT} = 44μF/phase (Note 6)	--	±40	--	mV
Line Transient Response			4V to 5V, t _R = t _F = 10μs (Note 6)	--	±40	--	mV
Current Balance			Load = 10A, I _{AvG} - I _{LX_1} or 4	--	--	0.5	A
Phase Adding Level			From 1phase to 2phase (Note 6)	--	3	--	A
Phase Shedding Level			From 2phase to 1phase (Note 6)	--	2.6	--	A


Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Soft-Start Time	T _{start}	Slew Rate = 10mV/μs	–20	--	20	%
High-Side Switch Current Limit per Channel	I _{LIM_H}		5.8	8	11	A
Low-Side Switch Current Limit per Channel	I _{LIM_L}		5.1	7	9	A
Over-Temperature Protection Threshold	T _{OTP}	T _{SD}	--	160	--	°C
Over-Temperature Protection Hysteresis	T _{OTP_HYS}	ΔT _{SD}	--	30	--	°C
HOT Die Warning		0xAA = 0x02 (Note 6)	--	109	--	°C
HOT Die Hysteresis	T _{HYSHD}	(Note 6)	--	15	--	°C
Discharge Resistor			70	115	180	Ω
Output UVP Flag	V _{UVP_T}	Trigger Level	40	50	60	%
	V _{UVP_R}	Recovery Level	--	57	--	%
Output OVP Flag	V _{OVP_T}	Trigger Level	123	133	143	%
	V _{OVP_R}	Recovery Level	--	125	--	%
Switching Frequency	f _{sw}	V _{OUT} = 1V	1850	2100	2500	kHz
Error Rate of DVS Slew Rate		V _{IN} = 3.7V, V _{OUT} = 0.6V to 1.2V	–20	--	20	%
Digital Output Pin: INT		Output low level, I _{SOURCE} = 2mA	--	--	0.4	V
		Push-pull, I _{SINK} = 2mA	1.6	--	V _{IO}	
Digital Output Pin: SDA		Output low level Resistor	--	--	40	Ω
I ² C Speed			--	--	3.4	MHz
Hold Time (Repeated) Start Condition. After this Period, the First Clock Pulse is Generated	t _{HD;STA}	Fast mode (Note 6)	0.6	--	--	μs
Low Period of the SCL Clock	t _{LOW}	Fast mode (Note 6)	1.3	--	--	μs
High Period of the SCL Clock	t _{HIGH}	Fast mode (Note 6)	0.6	--	--	μs
Set-Up Time for a Repeated START Condition	t _{SU;STA}	Fast mode (Note 6)	0.6	--	--	μs
Data Hold Time	t _{HD;DAT}	Fast mode (Note 6)	0	--	0.9	μs
Data Set-Up Time	t _{SU;DAT}	Fast mode (Note 6)	100	--	--	ns
Set-Up Time for STOP Condition	t _{SU;STO}	Fast mode (Note 6)	0.6	--	--	μs
Bus Free Time between a STOP and START Condition	t _{BUF}	Fast mode (Note 6)	1.3	--	--	μs

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Rising Time of both SDA and SCL Signals	t _R	Fast mode (Note 6)	20	--	300	ns
Falling Time of both SDA and SCL Signals	t _F	Fast mode (Note 6)	20	--	300	ns
SDA Output Low Sink Current	I _{OL}	SDA Voltage = 0.4V (Note 6)	2	--	--	mA
Detect SDA Low Timeout	t _{TIMEOUT}	Fast/High speed mode (Note 6)	--	30	--	ms

Note 6. Guaranteed by design.

13 Typical Application Circuit

13.1 2 + 1 + 1 Phase



13.2 2 + 2 Phase




Table 2. Recommended BOM


Reference	Qty	Part number	Description	Package	Manufacture
U1	1	RTQ2134-QA	DC-DC Converter	WET-WQFN-30L 4.5x5 (FC)	RICHTEK
C1, C2, C3, C4	4	GRT188C81A106ME	10 μ F	C-0603	Murata
C5, C6	2	GRT188C8YA105KE	1 μ F	C-0603	Murata
C7, C8, C9	8	GRT31CR70J226KE	22 μ F	C-1206	Murata
L1, L2, L3, L4	4	VCTA25201B-R33MS6	0.33 μ H	2520	Cyntec

Note 7.


1. The minimum value of the RTQ2134-QA is $C_{OUT} = 44\mu\text{F}$ per-phase.
2. All the input and output capacitors are the suggested values, referring to the effective capacitances, subject to any de-rating effect, like a DC bias.

14 Typical Operating Characteristics


Efficiency vs. Output Current




Efficiency vs. Output Current




Output Voltage vs. Output Current




Output Voltage vs. Output Current




Output Voltage vs. Input Voltage




Output Voltage vs. Input Voltage




Load Transient Response-Two Phase




Load Transient Response-Two Phase




Load Transient Response-Single Phase




Load Transient Response-Single Phase




OCP Hiccup - Two Phase




OCP Hiccup - Single Phase




Output Ripple - Two Phase




Output Ripple - Single Phase




EN Threshold Voltage vs. Temperature




EN Pin Current vs. Temperature




MOSFET $R_{DS(ON)}$ vs. Temperature



Current Limit vs. Temperature





15 Operation

The RTQ2134-QA is a power management IC that integrates four high-efficiency buck converters, and is capable of providing multiphase or single phase operation. Each of the four converters provides up to 5.5A of maximum output current over an input supply voltage range of 3.3V to 6V.

The RTQ2134-QA utilizes the proprietary Advanced Constant On-Time (ACOT[®]) control architecture. The ultrafast ACOT[®] control enables the use of small ceramic capacitors (MLCC) to save the PCB size.

During normal operation, the internal high-side power switch (HSFET) is turned on for a fixed interval determined by a one-shot timer at the beginning of each clock cycle. When the HSFET is turned off, the internal low-side power switch (LSFET) is turned on. The output voltage is sensed remotely at VOUTx and RTNx for high accuracy and is compared to an internal reference voltage. Hence, the error signal is obtained and internally compensated. The compensated error signal is then compared to an internal ramp signal. When the minimum off-time one-shot (100ns, maximum) has timed out and the inductor current is below the current-limit threshold, the one-shot is triggered again if the internal ramp signal falls below the compensated error signal. The ACOT[®] control architecture features ultrafast transient response. When the load is suddenly increased, the output voltage drops quickly, and triggers a new on-time to rise inductor current again.

15.1 Dynamic Voltage Scaling (DVS)

The RTQ2134-QA provides a wide output voltage range with 8-bit resolution, and each buck converter has two independently programmable voltage setting. They are called DVS0 and DVS1. Take Buck1 as two-phase configuration for example, register 0x48[8:0] can set voltage of DVS0 while 0x4A[8:0] is used to set voltage of DVS1. There are two methods to select the DVS. For the first method, it can be changed by software from register 0x52[1:0]. Control DVS0 by setting 0x52[1:0] = 00 and DVS1 by setting 0x52[1:0] = 01. For the second method, selecting the DVS can be from external hardware pin when setting 0x52[1:0] = 10. The VSELA pin can be this role and its polarity is defined by 0x52[2]. When setting 0x52[2] = 0, pull VSELA high to put DVS0 in use and pull VSELA low to put DVS1 in use. Conversely, when setting 0x52[2] = 1, pull VSELA high to put DVS1 in use and pull VSELA low to put DVS0 in use.

The RTQ2134-QA also supports DVS speed configuration, whether the slew rate of voltage changes in the same DVsx or between DVS0 and DVS1. Take Buck1 as two-phase configuration for example, when output voltage is set from low to high or high to low, register 0x54[6:4] defines slew rate of DVS up while 0x54[2:0] is used to define slew rate of DVS down. In order to have better performance during voltage changing operation, the master/slave enters PWM operation and keeps 200μs after the voltage achieves target even when IC is set to Auto mode.

[Figure 1](#) and [Figure 2](#) show the DVS up and down operations.




Figure 1. DVS Up Operation




Figure 2. DVS Down Operation

15.2 MODE Selection

Whether it is DVS0 or DVS1, there are two modes of operation: forced continuous conduction mode (FCCM) and automatic power saving mode (Auto mode). It is set in the following registers: 0x49[5], 0x4B[5], 0x63[5], 0x65[5], 0x7D[5], and 0x7F[5]. For example, to set DVS0 of Buck1 to FCCM, just write "1" at 0x49[5].

15.3 Auto Mode with Automatic Phase Adding/Shedding

Auto mode enables high efficiency at light load. At low load current, the inductor current can drop to zero and become negative. This is detected by internal zero current-detect circuitry utilizing the LSFET $R_{DS(ON)}$ to sense the inductor current. The LSFET is turned off when the inductor current drops to zero, resulting in discontinuous operation (DCM). Both HSFET and LSFET remain off with the output capacitor supplying the load current until the feedback voltage falls below the feedback reference voltage. DCM operation maintains high efficiency at light load, while setting MODE to Forced PWM (FCCM) operation helps meet tight voltage regulation accuracy requirements. For multiphase outputs, the RTQ2134-QA automatically increases the number of operating phases as the load continues to increase above 3A (typical). The two phases are interleaved with 180 degrees apart. Interleaving reduces ripple current at the input and output. Therefore, the input and output capacitors are also reduced. Conversely, when the load current per phase drops below 2.6A (typical), the RTQ2134-QA automatically sheds the number of phases.

15.4 FCCM Mode

Setting MODE to Forced PWM (FCCM) operation helps meet stringent voltage regulation accuracy requirements. Users must enable all the set outputs before setting into the FCCM.

15.5 UVLO, Enable Control, and Soft-Start

The RTQ2134-QA implements undervoltage-lockout protection (UVLO) to prevent operation without fully turn on the internal HSFET and LSFET. The UVLO monitors the voltage of AVIN. When the AVIN voltage is lower than UVLO threshold, IC stops switching and resets all digital functions.

The RTQ2134-QA provides an EN pin, as an external chip enable control, to enable or disable the device. If VEN is held below a falling threshold (V_{EN_F}) of the enable input (EN), the converter will enter shutdown mode and reset all digital function (I^2C); that is, the converter is disabled even if the VIN voltage is above the VIN undervoltage-lockout threshold (V_{UVLO}). During shutdown mode, the supply current can be reduced to I_{SHDN} (20µA or below). If the EN voltage rises above the rising threshold (V_{EN_R}), the device starts switching. When appropriate voltages are present on the VIN, AVIN, VIO, and EN pins, the RTQ2134-QA will begin digital function, switching and initiate a soft-start ramp of the output voltage. After the device is turned on and VIO is ready, all digital functions, including I^2C communication, start to work in a boot time with 230µs (typical). The voltage of VIO

can be used to supply power to the digital function, and it is recommended to enable the device after the VIO voltage is ready. The RTQ2134-QA supports enable delay time setting (factory setting) and soft-start slew rate setting for each buck. The soft-start function is used to prevent large inrush current while the converter is powered up. The soft-start time for each buck converter is programmable via registers 0x55[5:4], 0x6F[5:4], and 0x89[5:4]. The start-up sequence is shown in [Figure 3](#). The IC also implements enable control by software, it can be set in the registers: 0x49[0], 0x4B[0], 0x63[0], 0x65[0], 0x7D[0], and 0x7F[0]. If the output voltage of a buck is default disabled which is only set by factory, the output voltage starts to ramp up by software and [Figure 4](#) shows the start-up sequence. For the disable function, the device supports disable delay time setting (factory setting) by external EN pin and the output voltage ramps down with default discharge resistor. The discharge resistor can be controlled to on or off by registers 0x42[0], 0x5F[0], and 0x79[0] when the converter is disabled by software. The power-off sequence is shown in [Figure 5](#) and [Figure 6](#).




Figure 3. Start-Up Sequence




Figure 4. Start-Up Sequence by Software




Figure 5. Power-Off Sequence




Figure 6. Power-Off Sequence by Software

15.6 Power Good Indication

The RTQ2134-QA provides a power-good indication, and this function shows the status of the output voltage. When the output voltage is between 110% and 90% of setting voltage for each Buck, the PG indication bit goes high. The relative registers are 0x14[7], 0x15[7], and 0x16[7].

15.7 Fault Detection and Interrupt Pin

The RTQ2134-QA alerts the host when a warning, like Boot and Hot Die, or fault events, like overvoltage, undervoltage, and over-temperature conditions have occurred. Registers 0x13, 0x14, 0x15, and 0x16 can help host to know if the fault or warning event happens. These bits relative to events can be read and cleared. Moreover, the RTQ2134-QA provides an interrupt pin with the push-pull output capability and this pin shows these events by using active low. When the INT function is used, set 0x33[6] = 1, 0x34[6] = 1 and 0x35[6] = 1. The pull-high output voltage of the INT pin will be the VIO voltage. Registers 0x32, 0x33, 0x34, and 0x35 can also set the mask function to mask or pass the event flag output to the external interrupt pin. The overall detection function is shown in [Figure 7](#).




Figure 7. Overall Detection Function

15.8 Watchdog Function

The RTQ2134-QA implements a watchdog function, which resets each buck output voltage, DVSx, and ENDVSx registers to factory default setting value. Register 0x25 can enable or disable watchdog function of each buck and provide the debounce time for selection. The minimum watchdog debounce time is 100μs when 0x25[2:0] is set to 000. The operation of watchdog reset is shown in [Figure 8](#). [Table 1](#) shows the registers will be reset when the WDOG_RST pin is pulled low. The I²C command needs to be after the WDOG_RST is pulled high.




Figure 8. Watchdog Reset Operation

Table 1. Watchdog Reset Register

BUCK1_WDT	BUCK2_WDT	BUCK3_WDT
0x48	0x62	0x7C
0x49[0]	0x63[0]	0x7D[0]
0x4A	0x64	0x7E
0x4B[0]	0x65[0]	0x7F[0]
0x52	0x6C	0x86

15.9 Overcurrent Protection

The RTQ2134-QA features cycle-by-cycle current-limit protection on both HSFET and LSFET to prevent the device from catastrophic damage in output short-circuit, overcurrent, or inductor saturation conditions.

The HSFET overcurrent protection is achieved by an internal current comparator that monitors the current in the HSFET during each on-time. The switch current is compared with the HSFET peak-current limit (I_{LIM_H}) after a certain amount of delay when the HSFET is turned on each cycle. If an overcurrent condition occurs, the converter will immediately turn off the HSFET and turn on the LSFET to prevent the inductor current from exceeding the HSFET current limit.

The LSFET overcurrent protection is achieved by measuring the inductor current through the LSFET during the LSFET on-time. Once the current rises above the LSFET valley current limit (I_{LIM_L}), the on-time one-shot will be inhibited until the inductor current ramps down to the current limit level (I_{LIM_L}), that is, another on-time can only be triggered when the inductor current goes below the LSFET current limit. If the output load current exceeds the available inductor current (clamped by the LSFET current limit), the output capacitor needs to supply the extra current so that the output voltage will begin to drop. If it drops below the output undervoltage protection trip threshold, the IC will stop switching to avoid excessive heat.

15.10 Output Undervoltage Protection

The RTQ2134-QA includes output undervoltage protection (UVP) against over-load or short-circuited condition by constantly monitoring the output voltage V_{OUT} . If V_{OUT} drops below the undervoltage protection trip threshold (typically 50% of the internal reference voltage), both HSFET and LSFET will stop switching. Registers 0x37[3], 0x38[3], and 0x39[3] can select hiccup or latch protection behavior of each buck converter when the converter is in UV condition. For hiccup behavior, both HSFET and LSFET keep low state in a 1ms and then IC starts to switch. If the output voltage is not greater than the UV threshold after internal soft-start end signal is triggered, both HSFET and LSFET will still keep low state again for next cycle. When each buck is set to latch mode, UVP will let the converter enter shutdown mode unless resetting the IC by toggling the external EN pin or the voltage falling below the UVLO low threshold.

15.11 Over-Temperature Protection

The RTQ2134-QA includes an over-temperature protection (OTP) circuitry to prevent overheating due to excessive power dissipation. The OTP shuts down switching operation when the junction temperature exceeds an over-temperature protection threshold (T_{OTP}). Once the junction temperature cools down by the over-temperature protection hysteresis (T_{OTP_HYS}), the IC resumes normal operation with a complete soft-start. It can select not to shut down IC when OTP happens by using register 0x30[3].

Note that the over-temperature protection is intended to protect the device during momentary overload conditions. The protection is activated outside of the absolute maximum range of operation as a secondary fail-safe and therefore should not be relied upon operationally. Continuous operation above the specified absolute maximum operating junction temperature may impair device reliability or permanently damage the device.

16 Application Information

(Note 8)

The RTQ2134-QA is a power management IC that integrates four high efficiency buck converters, and is capable of multiphase or single-phase operation. The RTQ2134-QA supports 2 + 1 + 1 and 2 + 2 configuration.

16.1 Inductor Selection

The inductor selection involves trade-offs among size, cost, efficiency, and transient response requirements. Generally, three key inductor parameters are specified for operation with the device: inductance value (L), inductor saturation current (ISAT), and DC resistance (DCR).

A good compromise between size and loss is a 30% peak-to-peak ripple current to the IC rated current, but it still depends on size consideration. The inductor used in [Typical Application Circuit](#) is recommended. The switching frequency, input voltage, output voltage, and selected inductor ripple current determine the inductor value as follows:

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times \Delta I_L}$$

To enhance efficiency, choose a low-loss inductor having the lowest possible DCR that fits in the allotted dimensions. The selected inductor should have a saturation current rating greater than the peak current limit of the device. The core must be large enough not to saturate at the peak inductor current (I_{L_PEAK}):

$$\Delta I_L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times L}$$

$$I_{L_PEAK} = I_{OUT_MAX} + \frac{1}{2} \Delta I_L$$

The current flowing through the inductor is the inductor ripple current plus the output current. During power-up, faults, or transient load conditions, the inductor current can increase the peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current.

16.2 Input Capacitor Selection

Input capacitance, C_{IN}, is needed to filter the pulsating current at the drain of the HSFET. The C_{IN} should be sized to do this without causing a large variation in the input voltage. Several capacitors may also be paralleled to meet size, height, and thermal requirements in the design. For low input voltage applications, sufficient bulk input capacitance is needed to minimize transient effects during output load changes.

The input capacitor should be placed as close as possible to each VIN pin with a low inductance connection to the PGND of the IC. It is recommended to connect capacitors between the VIN pin and the PGND pin as shown in the [Typical Application Circuit](#). A larger input capacitance is required when a lower switching frequency is used. The X7R capacitors are recommended for best performance across temperature and input voltage variations.

16.3 Output Capacitor Selection

The selection of C_{OUT} is determined by considering to satisfy the voltage ripple and the transient loads. The peak-to-peak output ripple, ΔV_{OUT}, is determined by:

$$\Delta V_{OUT} = \Delta I_L \left(ESR + \frac{1}{8 \times C_{OUT} \times F_{SW}} \right)$$

where the ΔI_L is the peak-to-peak inductor ripple current. The highest output ripple is at maximum input voltage since ΔI_L increases with input voltage. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements.

Ceramic capacitors have very low equivalent series resistance (ESR) and provide the best ripple performance. The X7R dielectric capacitor is recommended for the best performance across temperature and input voltage variations. The variation of the capacitance value with temperature, DC bias voltage and switching frequency needs to be taken into consideration. For example, the capacitance value of a capacitor decreases as the DC bias across the capacitor increases. Be careful to consider the voltage coefficient of ceramic capacitors when choosing the value and case size. Most ceramic capacitors lose 50% or more of their rated values when used near their rated voltage.

Transient performance can be improved with a higher value output capacitor. Increasing the output capacitance will also decrease the output voltage ripple.

The recommended output capacitors are shown in Typical Application Circuit section.

16.4 Thermal Considerations

In many applications, the RTQ2134-QA does not generate much heat due to its high efficiency and low thermal resistance of its WQFN- 30L 4.5x5 package. However, in applications where the RTQ2134-QA runs at a high ambient temperature and high input voltage or high switching frequency, the generated heat may exceed the maximum junction temperature of the part.

The junction temperature should never exceed the absolute maximum junction temperature $T_{J(MAX)}$, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. If the junction temperature reaches approximately 160°C, the RTQ2134-QA stops switching the power MOSFETs until the temperature cools down by 30°C.

The maximum power dissipation can be calculated by the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA(EFFECTIVE)}$$

where

$T_{J(MAX)}$ is the maximum allowed junction temperature of the die. For recommended operating condition specifications, the maximum junction temperature is 125°C. T_A is the ambient operating temperature, $\theta_{JA(EFFECTIVE)}$ is the system-level junction to ambient thermal resistance. It can be estimated from thermal modeling or measurements in the system.

The thermal resistance of the device strongly depends on the surrounding PCB layout and can be improved by providing a heat sink of surrounding copper ground. The addition of backside copper with thermal vias, stiffeners, and other enhancements can also help reduce thermal resistance.

Experiments in the Richtek thermal lab show that simply set $\theta_{JA(EFFECTIVE)}$ as 110% to 120% of the θ_{JA} is reasonable to obtain the allowed $P_{D(MAX)}$.

The power loss of system can be found in the efficiency measurement and the formula below can be used to determine the power loss of IC by removing the loss of inductor including DC loss and AC loss.

Two-phase converter power loss:

$$P_{\text{loss}} = (V_{\text{IN}} \times I_{\text{IN}} - V_{\text{OUT}} \times I_{\text{OUT}}) - \left(\left(\frac{I_{\text{OUT}}}{2} \right)^2 \times \text{DCR} \right) \times 2$$

$$- P_{\text{core_loss}} \times 2 - \left(\frac{V_{\text{OUT}}^2 \times \text{ACR}}{12 \times L^2 \times f_{\text{SW}}^2} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}} \right)^2 \right) \times 2$$

Single-phase converter power loss:

$$P_{\text{loss}} = (V_{\text{IN}} \times I_{\text{IN}} - V_{\text{OUT}} \times I_{\text{OUT}}) - I_{\text{OUT}}^2 \times \text{DCR} - P_{\text{core_loss}}$$

$$- \frac{V_{\text{OUT}}^2 \times \text{ACR}}{12 \times L^2 \times f_{\text{SW}}^2} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}} \right)^2$$

Where $P_{\text{core_loss}}$ and ACR need to be obtained from inductor supplier.

Total loss of the IC cannot be larger than maximum power loss. If the application requires a higher ambient temperature and/or higher switching frequency, care should be taken to reduce the temperature rise of the part by using a heat sink or air flow. Note that the over-temperature protection is intended to protect the device during momentary overload conditions. The protection is activated outside of the absolute maximum range of operation as a secondary fail-safe and therefore should not be relied upon operationally. Continuous operation above the specified absolute maximum operating junction temperature may impair device reliability or permanently damage the device.

16.5 Layout Guidelines

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the RTQ2134-QA:

- Four-layer or six-layer PCB with maximum ground plane is strongly recommended for good thermal performance.
- Keep the traces of the main current paths wide and short.
- Place high frequency decoupling capacitor as close as possible to the IC to reduce the loop impedance and minimize switch node ringing.
- Place multiple vias under the device near PVIN and PGND and close to input capacitors to reduce parasitic inductance and improve thermal performance. To keep thermal resistance low, extend the ground plane as much as possible, and add twenty thermal vias under and near the RTQ2134-QA to additional ground planes within the circuit board and on the bottom side.
- The high frequency switching nodes, LX, should be as small as possible. Keep analog components away from the LX node.
- Reduce the area size of the LX exposed copper to reduce the electrically coupling from this voltage.
- Connect the feedback sense network behind via of output capacitor.
- Connect all analog grounds to common node and then connect the common node to the power ground with a single point.

Figure 9 and Figure 10 show the layout example which includes one two phase converter for Core and one single phase converter for Memory application.




Figure 9. Layout Guideline for 2 + 1 + 1 Application




Figure 10. Layout Guideline for 2 + 2 Application

Note 8. The information provided in this section is for reference only. The customer is solely responsible for designing, validating, and testing any applications incorporating Richtek's product(s). The customer is also responsible for applicable standards and any safety, security, or other requirements.

17 Functional Register Description

17.1 I²C Interface

The RTQ2134-QA I²C slave address = 7'b0011000 (Changed by Factory Setting). The RTQ2134-QA supports fast mode (bit rate up to 400kb/s). The write or read bit stream ($N \geq 1$) is shown in [Figure 11](#).





Figure 11. I²C Read and Write Stream and Timing Diagram

The RTQ2134-QA also supports High-speed mode (bit rate up to 3.4Mb/s) with access code 08H.

[Figure 12](#) and [Figure 13](#) show detailed transfer format. Hs-mode can only start after the following conditions (all of which are in F/S-mode):

- START condition (S)
- 8-bit master code (00001xxx)
- not-acknowledge bit (\bar{A})




Figure 12. Data Transfer Format in Hs-mode




Figure 13. A Complete Hs-mode Transfer

Table 3. I²C Register Summary

Register Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
0x01	IO_CHIPNAME	IO_CHIPNAME								0x01
0x02	IO_CHIPVERSION	IO_CHIPVERSION								0x01
0x0A	IO_DIEID3	IO_DIEID3								0xFE
0x0B	IO_DIEID2	IO_DIEID2								0xDC
0x0C	IO_DIEID1	IO_DIEID1								0xBA
0x0D	IO_DIEID0	IO_DIEID0								0x98
0x0F	IO_SOFTRESET	Reserved							IO_SOFTRESET	0x00
0x13	FLT_RECORDTEMP	FLT_BOOT	Reserved				FLT_HOTDIE	FLT_TEMPSENSOR	Reserved	0x00
0x14	FLT_RECORDBUCK1	BUCK1_PG	Reserved	FLT_BUCK1_OV	FLT_BUCK1_UV	Reserved				0x00
0x15	FLT_RECORDBUCK2	BUCK2_PG	Reserved	FLT_BUCK2_OV	FLT_BUCK2_UV	Reserved				0x00
0x16	FLT_RECORDBUCK3	BUCK3_PG	Reserved	FLT_BUCK3_OV	FLT_BUCK3_UV	Reserved				0x00
0x22	IO_I2CCFG	Reserved	IO_I2CADDR							0x18
0x25	IO_RSTDVS	Reserved	IO_RSTDVS_CTRL			Reserved	IO_DBNTIME			0x00
0x30	FLT_OT_CTRL	Reserved				FLT_CTRLOT1	Reserved			0x00
0x32	FLT_MASKTEMP	FLT_MASKBOOT	Reserved				FLT_MASKHOLD	FLT_MASKSENSOR	Reserved	0x00
0x33	FLT_MASKBUCK1	FLT_BUCK1MA_SKPG	BUCK1_INTACT	FLT_BUCK1MA_SKOV	FLT_BUCK1MA_SKUV	Reserved				0x00
0x34	FLT_MASKBUCK2	FLT_BUCK2MA_SKPG	BUCK2_INTACT	FLT_BUCK2MA_SKOV	FLT_BUCK2MA_SKUV	Reserved				0x00
0x35	FLT_MASKBUCK3	FLT_BUCK3MA_SKPG	BUCK3_INTACT	FLT_BUCK3MA_SKOV	FLT_BUCK3MA_SKUV	Reserved				0x00
0x37	FLT_BUCK1_CTRL	Reserved				FLT_BUCK1_CTRRLUV	Reserved			0x0C

Register Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
0x38	FLT_BUCK2_CTRL	Reserved				FLT_BUCK2_CTLR_LUV	Reserved			0x0C
0x39	FLT_BUCK3_CTRL	Reserved				FLT_BUCK3_CTLR_LUV	Reserved			0x0C
0x3E	BUCK1_RAMP	Reserved	BUCK1_DVS_UP	Reserved			BUCK1_DVS_DWN	Reserved		0x44
0x42	BUCK1_CFG0	Reserved							BUCK1_DIS	0x01
0x48	BUCK1_DVS0CFG1	BUCK1_DVS0								0x8C
0x49	BUCK1_DVS0CFG0	Reserved		BUCK1_DVS0MODE	Reserved				BUCK1_ENDVS0	0x00
0x4A	BUCK1_DVS1CFG1	BUCK1_DVS1								0x8C
0x4B	BUCK1_DVS1CFG0	Reserved		BUCK1_DVS1MODE	Reserved				BUCK1_ENDVS1	0x00
0x52	BUCK1_DVSCFG	Reserved					BUCK1_DVSPIN_POL	BUCK1_DVS_CTRL		0x00
0x54	BUCK1_RSPCFG	Reserved	BUCK1_RSPUP			Reserved	BUCK1_RSPDN			0x14
0x55	BUCK1_SLEWCTRL	Reserved		BUCK1_SS_SLEW		Reserved				0x00
0x5B	BUCK2_RAMP	Reserved	BUCK2_DVS_UP	Reserved			BUCK2_DVS_DWN	Reserved		0x44
0x5F	BUCK2_CFG0	Reserved							BUCK2_DIS	0x01
0x62	BUCK2_DVS0CFG1	BUCK2_DVS0								0x8C
0x63	BUCK2_DVS0CFG0	Reserved		BUCK2_DVS0MODE	Reserved				BUCK2_ENDVS0	0x00
0x64	BUCK2_DVS1CFG1	BUCK2_DVS1								0x8C
0x65	BUCK2_DVS1CFG0	Reserved		BUCK2_DVS1MODE	Reserved				BUCK2_ENDVS1	0x00
0x6C	BUCK2_DVSCFG	Reserved					BUCK2_DVSPIN_POL	BUCK2_DVS_CTRL		0x00
0x6E	BUCK2_RSPCFG	Reserved	BUCK2_RSPUP			Reserved	BUCK2_RSPDN			0x14

Register Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
0x6F	BUCK2_SLEWCTRL	Reserved		BUCK2_SS_SLEW		Reserved				0x00
0x75	BUCK3_RAMP	Reserved	BUCK3_DVS_UP	Reserved			BUCK3_DVS_DOWN	Reserved		0x44
0x79	BUCK3_CFG0	Reserved							BUCK3_DIS	0x01
0x7C	BUCK3_DVS0CFG1	BUCK3_DVS0								0x8C
0x7D	BUCK3_DVS0CFG0	Reserved		BUCK3_DVS0_MODE	Reserved				BUCK3_ENDVS0	0x00
0x7E	BUCK3_DVS1CFG1	BUCK3_DVS1								0x8C
0x7F	BUCK3_DVS1CFG0	Reserved		BUCK3_DVS1_MODE	Reserved				BUCK3_ENDVS1	0x00
0x86	BUCK3_DVSCFG	Reserved					BUCK3_DVSPIN_POL	BUCK3_DVS_CTRL		0x00
0x88	BUCK3_RSPCFG	Reserved	BUCK3_RSPUP			Reserved	BUCK3_RSPDN			0x14
0x89	BUCK3_SLEWCTR	Reserved		BUCK3_SS_SLEW		Reserved				0x00

Table 4. I²C Register Map

Register Address	0x01		Register Name	IO_CHIPNAME				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	1
Read/Write	R	R	R	R	R	R	R	R
Bits	Name		Description					
Bit 7 to Bit 0	IO_CHIPNAME		IO_CHIPNAME					

Register Address	0x02		Register Name	IO_CHIPVERSION				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	1
Read/Write	R	R	R	R	R	R	R	R
Bits	Name		Description					
Bit 7 to Bit 0	IO_CHIPVERSION		IO_CHIPVERSION					

Register Address	0x0A		Register Name	IO_DIEID3				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	1	1	1	1	1	1	1	0
Read/Write	R	R	R	R	R	R	R	R
Bits	Name		Description					
Bit 7 to Bit 0	IO_DIEID3		IO_DIEID3					

Register Address	0x0B		Register Name	IO_DIEID2				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	1	1	0	1	1	1	0	0
Read/Write	R	R	R	R	R	R	R	R
Bits	Name		Description					
Bit 7 to Bit 0	IO_DIEID2		IO_DIEID2					

Register Address	0x0C		Register Name	IO_DIEID1				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	1	0	1	1	1	0	1	0
Read/Write	R	R	R	R	R	R	R	R
Bits	Name		Description					
Bit 7 to Bit 0	IO_DIEID1		IO_DIEID1					

Register Address	0x0D		Register Name	IO_DIEID0				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	1	0	0	1	1	0	0	0
Read/Write	R	R	R	R	R	R	R	R
Bits	Name		Description					
Bit 7 to Bit 0	IO_DIEID0		IO_DIEID0					

Register Address	0x0F		Register Name	IO_SOFTRESET				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	RW
Bits	Name		Description					
Bit 7 to Bit 1	Reserved		Reserved bits					
Bit 0	IO_SOFTRESET		Reset all digital functions to default setting. 0: Not changed 1: Reset and bit cleared					

Register Address	0x13		Register Name	FLT_RECORDTEMP				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	RC	R	R	R	R	RC	RC	R
Bits	Name		Description					
Bit 7	FLT_BOOT		Boot interrupt indicator. Read only and automatically cleared. 0: Boot process does not occur. AVIN is less than UVLO rising threshold. 1: Boot process has occurred. AVIN is greater than UVLO rising threshold or less than UVLO falling threshold.					
Bit 6 to Bit 3 Bit 0	Reserved		Reserved bits					
Bit 2	FLT_HOTDIE		Hot die interrupt indicator. Read only and automatically cleared. 0: Temp of die is lower than threshold. 1: Die hot. Greater than threshold.					
Bit 1	FLT_TEMPSDR		OT interrupt indicator. Read only and automatically cleared. 0: No Fault. Less than threshold. 1: Fault. Greater than threshold or during fault recovery.					

Register Address	0x14		Register Name	FLT_RECORDBUCK1				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	R	R	RC	RC	R	R	R	R
Bits	Name		Description					
Bit 7	BUCK1_PG		Power good status indicator. 0: VOUT > 110% of setting VOUT or VOUT < 90% of setting VOUT 1: 110% of setting VOUT > VOUT > 90% of setting VOUT					
Bit 6 Bit 3 to Bit 0	Reserved		Reserved bits					
Bit 5	FLT_BUCK1_OV		OV interrupt indicator. Read only and automatically cleared. 0: No Fault. Less than threshold. 1: Fault. Greater than threshold.					
Bit 4	FLT_BUCK1_UV		UV interrupt indicator. Read only and automatically cleared. 0: No Fault. Greater than threshold. 1: Fault. Less than threshold or during fault recovery.					

Register Address	0x15		Register Name	FLT_RECORDBUCK2				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	R	R	RC	RC	R	R	R	R
Bits	Name		Description					
Bit 7	BUCK2_PG		Power good status indicator. 0: VOUT > 110% of setting VOUT or VOUT < 90% of setting VOUT 1: 110% of setting VOUT > VOUT > 90% of setting VOUT					
Bit 6 Bit 3 to Bit 0	Reserved		Reserved bits					
Bit 5	FLT_BUCK2_OV		OV interrupt indicator. Read only and automatically cleared. 0: No Fault. Less than threshold. 1: Fault. Greater than threshold.					
Bit 4	FLT_BUCK2_UV		UV interrupt indicator. Read only and automatically cleared. 0: No Fault. Greater than threshold. 1: Fault. Less than threshold or during fault recovery.					

Register Address	0x16		Register Name	FLT_RECORDBUCK3				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	R	R	RC	RC	R	R	R	R
Bits	Name		Description					
Bit 7	BUCK3_PG		Power good status indicator. 0: VOUT > 110% of setting VOUT or VOUT < 90% of setting VOUT 1: 110% of setting VOUT > VOUT > 90% of setting VOUT					
Bit 6 Bit 3 to Bit 0	Reserved		Reserved bits					
Bit 5	FLT_BUCK3_OV		OV interrupt indicator. Read only and automatically cleared. 0: No Fault. Less than threshold. 1: Fault. Greater than threshold.					
Bit 4	FLT_BUCK3_UV		UV interrupt indicator. Read only and automatically cleared. 0: No Fault. Greater than threshold. 1: Fault. Less than threshold or during fault recovery.					

Register Address	0x22		Register Name	IO_I2CCFG				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	1	1	0	0	0
Read/Write	R	R	R	R	R	R	R	R
Bits	Name		Description					
Bit 7	Reserved		Reserved bits					
Bit 6 to Bit 0	IO_I2CADDR		IO_I2CADDR					

Register Address	0x25		Register Name	IO_RSTDVS				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	R	RW	RW	RW	R	RW	RW	RW
Bits	Name		Description					
Bit 7 and Bit 3	Reserved		Reserved bits					
Bit 6	IO_RSTDVS		Enable/disable Buck3 watchdog reset function to default voltage when WDOG_RST pin is pulled low. 1: Enable 0: Disable					
Bit 5			Enable/disable Buck2 watchdog reset function to default voltage when WDOG_RST pin is pulled low. 1: Enable 0: Disable					
Bit 4			Enable/disable Buck1 watchdog reset function to default voltage when WDOG_RST pin is pulled low. 1: Enable 0: Disable					
Bit 2 to Bit 0	IO_DBNTIME		Watchdog Debounce Time 000: 0ms (Default) 100: 12.5ms 001: 1.56ms 101: 9ms 010: 3.125ms 110: 15.25ms 011: 6.25ms 111: 14.5ms					

Register Address	0x30		Register Name	FLT_OT_CTRL				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	RW	R	R	R
Bits	Name		Description					
Bit 7 to Bit 4 Bit 2 to Bit 0	Reserved		Reserved bits					
Bit 3	FLT_CTRL0T1		When OT is detected, the Buck can be set to shutdown or not shutdown. 0: Shutdown 1: Not Shutdown					

Register Address	0x32		Register Name	FLT_MASKTEMP				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	RW	R	R	R	R	RW	RW	R
Bits	Name		Description					
Bit 7	FLT_MASKBOOT		Masking the BOOT detection signal. 0: Pass internal logic output to INT pin. 1: Mask internal logic output to INT pin.					
Bit 6 to Bit 3 Bit 0	Reserved		Reserved bits					
Bit 2	FLT_MASKHDD		Masking the Hot die detection signal. 0: Pass internal logic output to INT pin. 1: Mask internal logic output to INT pin.					
Bit 1	FLT_MASKTSDR		Masking the Thermal shutdown detection signal. 0: Pass internal logic output to INT pin. 1: Mask internal logic output to INT pin.					

Register Address	0x33		Register Name	FLT_MASKBUCK1				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	R	R	R	R
Bits	Name		Description					
Bit 7	FLT_BUCK1MASKP G		Masking Buck1 power good detection signal. 0: Pass internal logic output to INT pin. 1: Mask internal logic output to INT pin.					
Bit 6	BUCK1INTACT		Write this bit to "1" to ensure Buck1 INT function normally. "0" is reserved for Richtek internal use only.					
Bit 5	FLT_BUCK1MASKO V		Masking Buck1 overvoltage detection signal. 0: Pass internal logic output to INT pin. 1: Mask internal logic output to INT pin.					
Bit 4	FLT_BUCK1MASKU V		Masking Buck1 undervoltage detection signal. 0: Pass internal logic output to INT pin. 1: Mask internal logic output to INT pin.					
Bit 3 to Bit 0	Reserved		Reserved bits					

Register Address	0x34		Register Name	FLT_MASKBUCK2				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	R	R	R	R
Bits	Name		Description					
Bit 7	FLT_BUCK2MASKP G		Masking Buck2 power good detection signal. 0: Pass internal logic output to INT pin. 1: Mask internal logic output to INT pin.					
Bit 6	BUCK2INTACT		Write this bit to "1" to ensure Buck2 INT function normally. "0" is reserved for Richtek internal use only.					
Bit 5	FLT_BUCK2MASKO V		Masking Buck2 overvoltage detection signal. 0: Pass internal logic output to INT pin. 1: Mask internal logic output to INT pin.					
Bit 4	FLT_BUCK2MASKU V		Masking Buck2 undervoltage detection signal. 0: Pass internal logic output to INT pin. 1: Mask internal logic output to INT pin.					
Bit 3 to Bit 0	Reserved		Reserved bits					

Register Address	0x35		Register Name	FLT_MASKBUCK3				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	R	R	R	R
Bits	Name		Description					
Bit 7	FLT_BUCK3MASKP G		Masking Buck3 power good detection signal. 0: Pass internal logic output to INT pin. 1: Mask internal logic output to INT pin.					
Bit 6	BUCK3INTACT		Write this bit to "1" to ensure Buck3 INT function normally. "0" is reserved for Richtek internal use only.					
Bit 5	FLT_BUCK3MASKO V		Masking Buck3 overvoltage detection signal. 0: Pass internal logic output to INT pin. 1: Mask internal logic output to INT pin.					
Bit 4	FLT_BUCK3MASKU V		Masking Buck3 undervoltage detection signal. 0: Pass internal logic output to INT pin. 1: Mask internal logic output to INT pin.					
Bit 3 to Bit 0	Reserved		Reserved bits					

Register Address	0x37		Register Name	FLT_BUCK1_CTRL				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	1	1	0	0
Read/Write	R	R	R	R	RW	R	R	R
Bits	Name		Description					
Bit 7 to Bit 4 Bit 2 to Bit 0	Reserved		Reserved bits					
Bit 3	FLT_BUCK1_ CTRLUV		Latch or hiccup protection behavior when Buck1 suffers UV detection. 0: UV Shutdown 1: UV Hiccup					

Register Address	0x38		Register Name	FLT_BUCK2_CTRL				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	1	1	0	0
Read/Write	R	R	R	R	RW	R	R	R
Bits	Name		Description					
Bit 7 to Bit 4 Bit 2 to Bit 0	Reserved		Reserved bits					
Bit 3	FLT_BUCK2_ CTRLUV		Latch or hiccup protection behavior when Buck2 suffers UV detection. 0: UV Shutdown 1: UV Hiccup					

Register Address	0x39		Register Name	FLT_BUCK3_CTRL				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	1	1	0	0
Read/Write	R	R	R	R	RW	R	R	R
Bits	Name		Description					
Bit 7 to Bit 4 Bit 2 to Bit 0	Reserved		Reserved bits					
Bit 3	FLT_BUCK3_CTRLUV		Latch or hiccup protection behavior when Buck3 suffers UV detection. 0: UV Shutdown 1: UV Hiccup					

Register Address	0x3E		Register Name	BUCK1_RAMP				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	1	0	0	0	1	0	0
Read/Write	R	RW	R	R	R	RW	R	R
Bits	Name		Description					
Bit 7 Bit 5 to Bit 3 Bit 1 to Bit 0	Reserved		Reserved bits					
Bit 6	BUCK1_DVS_UP		The operation mode when Buck1 ramps up. 0: Auto Mode 1: FCCM					
Bit 2	BUCK1_DVS_DOWN		The operation mode when Buck1 ramps down. 0: Decay Mode 1: FCCM					

Register Address	0x42		Register Name	BUCK1_CFG0				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	1
Read/Write	R	R	R	R	R	R	R	RW
Bits	Name		Description					
Bit 7 to Bit 1	Reserved		Reserved bits					
Bit 0	BUCK1_DIS		The output discharge resistor operates when Buck1 is turned off by software or external enable pin. 0: Disable output discharge resistor. 1: Enable output discharge resistor.					

Register Address	0x48		Register Name	BUCK1_DVS0CFG1				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	1	0	0	0	1	1	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bits	Name		Description					
Bit 7 to Bit 0	BUCK1_DVS0		Buck1 DVS0 output voltage setting SEL[7:0] = 11111111: V _{OUT} = 1.85V ... SEL[7:0] = 11001000: V _{OUT} = 1.3V ... SEL[7:0] = 00000000: 0.3V For 0.3V to 1.3V, V _{OUT} = 0.3V + SEL[7:0](decimal) x 5mV For 1.3V to 1.85V, V _{OUT} = 1.3V + {SEL[7:0](decimal) - 200} x 10mV					

Register Address	0x49		Register Name	BUCK1_DVS0CFG0				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	R	R	RW	R	R	R	R	RW
Bits	Name		Description					
Bit 7 to Bit 6 Bit 4 to Bit 1	Reserved		Reserved bits					
Bit 5	BUCK1_DVS0MODE		Buck1 DVS0 operation mode setting 0: Auto Mode 1: FCCM Note: Please enable all the set outputs before setting into the FCCM.					
Bit 0	BUCK1_ENDVS0		Enable or disable Buck1 DVS0 0: Disable 1: Enable					

Register Address	0x4A		Register Name	BUCK1_DVS1CFG1				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	1	0	0	0	1	1	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bits	Name		Description					
Bit 7 to Bit 0	BUCK1_DVS1		Buck1 DVS1 output voltage setting SEL[7:0] = 11111111: V _{OUT} = 1.85V ... SEL[7:0] = 11001000: V _{OUT} = 1.3V ... SEL[7:0] = 00000000: 0.3V For 0.3V to 1.3V, V _{OUT} = 0.3V + SEL[7:0](decimal) x 5mV For 1.3V to 1.85V, V _{OUT} = 1.3V + {SEL[7:0](decimal) - 200} x 10mV					

Register Address	0x4B		Register Name	BUCK1_DVS1CFG0				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	R	R	RW	R	R	R	R	RW
Bits	Name		Description					
Bit 7 to Bit 6 Bit 4 to Bit 1	Reserved		Reserved bits					
Bit 5	BUCK1_DVS1MODE		Buck1 DVS1 operation mode setting 0: Auto Mode 1: FCCM Note: Please enable all the set outputs before setting into the FCCM.					
Bit 0	BUCK1_ENDVS1		Enable or disable Buck1 DVS1 0: Disable 1: Enable					

Register Address	0x52		Register Name	BUCK1_DVSCFG				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	RW	RW	RW
Bits	Name		Description					
Bit 7 to Bit 3	Reserved		Reserved bits					
Bit 2	BUCK1_DVSPIN_POL		When Buck1 DVS up and down operations are controlled by using external VSELA pin, this bit can define the polarity for VSELA. 0: VSELA = 1 → use DVS0 setting VSELA = 0 → use DVS1 setting 1: VSELA = 1 → use DVS1 setting VSELA = 0 → use DVS0 setting					
Bit 1 to Bit 0	BUCK1_DVS_CTRL		Buck1 DVS up and down operations are controlled by software or external pin. 00: Use DVS0 setting 01: Use DVS1 setting 10: Controlled by VSELA pin					

Register Address	0x54		Register Name	BUCK1_RSPCFG				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	1	0	1	0	0
Read/Write	R	RW	RW	RW	R	RW	RW	RW
Bits	Name		Description					
Bit 7, Bit 3	Reserved		Reserved bits					
Bit 6 to Bit 4	BUCK1_RSPUP		Buck1 DVS slew rate setting for DVS UP 001 = 16mV/μs 101 = 2mV/μs 011 = 8mV/μs 110 = 1mV/μs 100 = 4mV/μs 111 = 0.5mV/μs					
Bit 2 to Bit 0	BUCK1_RSPDN		Buck1 DVS slew rate setting for DVS Down 001 = 16mV/μs 101 = 2mV/μs 011 = 8mV/μs 110 = 1mV/μs 100 = 4mV/μs 111 = 0.5mV/μs					

Register Address	0x55		Register Name	BUCK1_SLEWCTRL				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	R	R	RW	RW	R	R	R	R
Bits	Name		Description					
Bit 7 to Bit 6 Bit 3 to Bit 0	Reserved		Reserved bits					
Bit 5 to Bit 4	BUCK1_SS_SLEW		Set the soft-start slew rate when Buck1 is turned on by software or external enable pin. 00 = 10mV/μs 10 = 2.5mV/μs 01 = 5mV/μs 11 = 1.25mV/μs					

Register Address	0x5B		Register Name	BUCK2_RAMP				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	1	0	0	0	1	0	0
Read/Write	R	RW	R	R	R	RW	R	R
Bits	Name		Description					
Bit 7 Bit 5 to Bit 3 Bit 1 to Bit 0	Reserved		Reserved bits					
Bit 6	BUCK2_DVS_UP		The operation mode when Buck2 ramps up. 0: Auto Mode 1: FCCM					
Bit 2	BUCK2_DVS_DOWN		The operation mode when Buck2 ramps down. 0: Decay Mode 1: FCCM					

Register Address	0x5F		Register Name	BUCK2_CFG0				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	1
Read/Write	R	R	R	R	R	R	R	RW
Bits	Name		Description					
Bit 7 to Bit 1	Reserved		Reserved bits					
Bit 0	BUCK2_DIS		The output discharge resistor operation when Buck2 is turned off by software or external enable pin. 0: Disable output discharge resistor. 1: Enable output discharge resistor.					

Register Address	0x62		Register Name	BUCK2_DVS0CFG1				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	1	0	0	0	1	1	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bits	Name		Description					
Bit 7 to Bit 0	BUCK2_DVS0		Buck2 DVS0 output voltage setting SEL[7:0] = 11111111: V _{OUT} = 1.85V ... SEL[7:0] = 11001000: V _{OUT} = 1.3V ... SEL[7:0] = 00000000: 0.3V For 0.3V to 1.3V, V _{OUT} = 0.3V + SEL[7:0](decimal) x 5mV For 1.3V to 1.85V, V _{OUT} = 1.3V + {SEL[7:0](decimal) - 200} x 10mV					

Register Address	0x63		Register Name	BUCK2_DVS0CFG0				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	R	R	RW	R	R	R	R	RW
Bits	Name		Description					
Bit 7 to Bit 6 Bit 4 to Bit 1	Reserved		Reserved bits					
Bit 5	BUCK2_DVS0MODE		Buck2 DVS0 operation mode setting 0: Auto Mode 1: FCCM Note: Please enable all the set outputs before setting into the FCCM.					
Bit 0	BUCK2_ENDVS0		Enable or disable Buck2 DVS0 0: Disable 1: Enable					

Register Address	0x64		Register Name	BUCK2_DVS1CFG1				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	1	0	0	0	1	1	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bits	Name		Description					
Bit 7 to Bit 0	BUCK2_DVS1		Buck2 DVS1 output voltage setting SEL[7:0] = 11111111: V _{OUT} = 1.85V ... SEL[7:0] = 11001000: V _{OUT} = 1.3V ... SEL[7:0] = 00000000: 0.3V For 0.3V to 1.3V, V _{OUT} = 0.3V + SEL[7:0](decimal) x 5mV For 1.3V to 1.85V, V _{OUT} = 1.3V + {SEL[7:0](decimal) - 200} x 10mV					

Register Address	0x65		Register Name	BUCK2_DVS1CFG0				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	R	R	RW	R	R	R	R	RW
Bits	Name		Description					
Bit 7 to Bit 6 Bit 4 to Bit 1	Reserved		Reserved bits					
Bit 5	BUCK2_DVS1MODE		Buck2 DVS1 operation mode setting 0: Auto Mode 1: FCCM Note: Please enable all the set outputs before setting into the FCCM.					
Bit 0	BUCK2_ENDVS1		Enable or disable Buck2 DVS1 0: Disable 1: Enable					

Register Address	0x6C		Register Name	BUCK2_DVSCFG				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	RW	RW	RW
Bits	Name		Description					
Bit 7 to Bit 3	Reserved		Reserved bits					
Bit 2	BUCK2_DVSPIN_POL		When Buck2 DVS up and down operations are controlled by using external VSELA pin, this bit can define the polarity for VSELA. 0: VSELA = 1 → use DVS0 setting VSELA = 0 → use DVS1 setting 1: VSELA = 1 → use DVS1 setting VSELA = 0 → use DVS0 setting					
Bit 1 to Bit 0	BUCK2_DVS_CTRL		Buck2 DVS up and down operations are controlled by software or external pin. 00: Use DVS0 setting 01: Use DVS1 setting 10: Controlled by VSELA pin					

Register Address	0x6E		Register Name	BUCK2_RSPCFG				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	1	0	1	0	0
Read/Write	R	RW	RW	RW	R	RW	RW	RW
Bits	Name		Description					
Bit 7, Bit 3	Reserved		Reserved bits					
Bit 6 to Bit 4	BUCK2_RSPUP		Buck2 DVS slew rate setting for DVS UP 001 = 16mV/μs 101 = 2mV/μs 011 = 8mV/μs 110 = 1mV/μs 100 = 4mV/μs 111 = 0.5mV/μs					
Bit 2 to Bit 0	BUCK2_RSPDN		Buck2 DVS slew rate setting for DVS Down 001 = 16mV/μs 101 = 2mV/μs 011 = 8mV/μs 110 = 1mV/μs 100 = 4mV/μs 111 = 0.5mV/μs					

Register Address	0x6F		Register Name	BUCK2_SLEWCTRL				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	R	R	RW	RW	R	R	R	R
Bits	Name		Description					
Bit 7 to Bit 6 Bit 3 to Bit 0	Reserved		Reserved bits					
Bit 5 to Bit 4	BUCK2_SS_SLEW		Set the soft-start slew rate when Buck2 is turned on by software or external enable pin. 00 = 10mV/μs 10 = 2.5mV/μs 01 = 5mV/μs 11 = 1.25mV/μs					

Register Address	0x75		Register Name	BUCK3_RAMP				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	1	0	0	0	1	0	0
Read/Write	R	RW	R	R	R	RW	R	R
Bits	Name		Description					
Bit 7 Bit 5 to Bit 3 Bit 1 to Bit 0	Reserved		Reserved bits					
Bit 6	BUCK3_DVS_UP		The operation mode when Buck3 ramps up. 0: Auto Mode 1: FCCM					
Bit 2	BUCK3_DVS_DOWN		The operation mode when Buck3 ramps down. 0: Decay Mode 1: FCCM					

Register Address	0x79		Register Name	BUCK3_CFG0				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	1
Read/Write	R	R	R	R	R	R	R	RW
Bits	Name		Description					
Bit 7 to Bit 1	Reserved		Reserved bits					
Bit 0	BUCK3_DIS		The output discharge resistor operation when Buck3 is turned off by software or external enable pin. 0: Disable output discharge resistor. 1: Enable output discharge resistor.					

Register Address	0x7C		Register Name	BUCK3_DVS0CFG1				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	1	0	0	0	1	1	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bits	Name		Description					
Bit 7 to Bit 0	BUCK3_DVS0		Buck3 DVS0 output voltage setting SEL[7:0] = 11111111: V _{OUT} = 1.85V ... SEL[7:0] = 11001000: V _{OUT} = 1.3V ... SEL[7:0] = 00000000: 0.3V For 0.3V to 1.3V, V _{OUT} = 0.3V + SEL[7:0](decimal) x 5mV For 1.3V to 1.85V, V _{OUT} = 1.3V + {SEL[7:0](decimal) - 200} x 10mV					

Register Address	0x7D		Register Name	BUCK3_DVS0CFG0				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	R	R	RW	R	R	R	R	RW
Bits	Name		Description					
Bit 7 to Bit 6 Bit 4 to Bit 1	Reserved		Reserved bits					
Bit 5	BUCK3_DVS0MODE		Buck3 DVS0 operation mode setting 0: Auto Mode 1: FCCM Note: Please enable all the set outputs before setting into the FCCM.					
Bit 0	BUCK3_ENDVS0		Enable or disable Buck3 DVS0 0: Disable 1: Enable					

Register Address	0x7E		Register Name	BUCK3_DVS1CFG1				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	1	0	0	0	1	1	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bits	Name		Description					
Bit 7 to Bit 0	BUCK3_DVS1		Buck3 DVS1 output voltage setting SEL[7:0] = 11111111: V _{OUT} = 1.85V ... SEL[7:0] = 11001000: V _{OUT} = 1.3V ... SEL[7:0] = 00000000: 0.3V For 0.3V to 1.3V, V _{OUT} = 0.3V + SEL[7:0](decimal) x 5mV For 1.3V to 1.85V, V _{OUT} = 1.3V + {SEL[7:0](decimal) - 200} x 10mV					


Register Address	0x7F		Register Name	BUCK3_DVS1CFG0				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	R	R	RW	R	R	R	R	RW
Bits	Name		Description					
Bit 7 to Bit 6 Bit 4 to Bit 1	Reserved		Reserved bits					
Bit 5	BUCK3_DVS1MODE		Buck3 DVS1 operation mode setting 0: Auto Mode 1: FCCM Note: Please enable all the set outputs before setting into the FCCM.					
Bit 0	BUCK3_ENDVVS1		Enable or disable Buck3 DVS1 0: Disable 1: Enable					

Register Address	0x86		Register Name	BUCK3_DVSCFG				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	RW	RW	RW
Bits	Name		Description					
Bit 7 to Bit 3	Reserved		Reserved bits					
Bit 2	BUCK3_DVSPIN_POL		When Buck3 DVS up and down operations are controlled by using external VSELA pin, this bit can define the polarity for VSELA. 0: VSELA = 1 → use DVS0 setting VSELA = 0 → use DVS1 setting 1: VSELA = 1 → use DVS1 setting VSELA = 0 → use DVS0 setting					
Bit 1 to Bit 0	BUCK3_DVS_CTRL		Buck3 DVS up and down operations are controlled by software or external pin. 00: Use DVS0 setting 01: Use DVS1 setting 10: Controlled by VSELA pin					

Register Address	0x88		Register Name	BUCK3_RSPCFG				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	1	0	1	0	0
Read/Write	R	RW	RW	RW	R	RW	RW	RW
Bits	Name		Description					
Bit 7, Bit 3	Reserved		Reserved bits					
Bit 6 to Bit 4	BUCK3_RSPUP		Buck3 DVS slew rate setting for DVS UP 001 = 16mV/μs 101 = 2mV/μs 011 = 8mV/μs 110 = 1mV/μs 100 = 4mV/μs 111 = 0.5mV/μs					
Bit 2 to Bit 0	BUCK3_RSPDN		Buck3 DVS slew rate setting for DVS Down 001 = 16mV/μs 101 = 2mV/μs 011 = 8mV/μs 110 = 1mV/μs 100 = 4mV/μs 111 = 0.5mV/μs					

Register Address	0x89		Register Name	BUCK3_SLEWCTRL				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	R	R	RW	RW	R	R	R	R
Bits	Name		Description					
Bit 7 to Bit 6 Bit 3 to Bit 0	Reserved		Reserved bits					
Bit 5 to Bit 4	BUCK3_SS_SLEW		Set the soft-start slew rate when Buck3 is turned on by software or external enable pin. 00 = 10mV/μs 10 = 2.5mV/μs 01 = 5mV/μs 11 = 1.25mV/μs					

18 Outline Dimension




Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A3	0.175	0.250	0.007	0.010
R	0.050	0.150	0.002	0.006
S	0.001	0.090	0.000	0.004

Tolerance
±0.050

WET W-Type 30L QFN 4.5x5 (FC) Package


19 Footprint Information




Package	Number of Pin	Tolerance
WET-V/W/U/XQFN4.5x5-30(FC)	30	±0.05

20 Packing Information

20.1 Tape and Reel Data



Package Type	Tape Size (W1) (mm)	Pocket Pitch (P) (mm)	Reel Size (A)		Units per Reel	Trailer (mm)	Leader (mm)	Reel Width (W2) Min./Max. (mm)
			(mm)	(in)				
(V, W) QFN/DFN 4.5x5	12	8	180	7	1,500	160	600	12.4/14.4









C, D, and K are determined by component size. The clearance between the components and the cavity is as follows:

- For 12mm carrier tape: 0.5mm max.

Tape Size	W1	P		B		F		ØJ		K		H
	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.
12mm	12.3mm	7.9mm	8.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	1.0mm	1.3mm	0.6mm

20.2 Tape and Reel Packing

Step	Photo/Description	Step	Photo/Description
1	 <p>Reel 7"</p>	4	 <p>3 reels per inner box Box A</p>
2	 <p>HIC & Desiccant (1 Unit) inside</p>	5	 <p>12 inner boxes per outer box</p>
3	 <p>Caution label is on backside of Al bag</p>	6	 <p>Outer box Carton A</p>

<div> <div>Container</div> <div>Package</div> </div>	Reel		Box			Carton		
	Size	Units	Item	Reels	Units	Item	Boxes	Unit
(V, W) QFN & DFN 4.5x5	7"	1,500	Box A	3	4,500	Carton A	12	54,000
			Box E	1	1,500	For Combined or Partial Reel.		

20.3 Packing Material Anti-ESD Property

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
Ω/cm^2	10^4 to 10^{11}	10^4 to 10^{11}	10^4 to 10^{11}	10^4 to 10^{11}	10^4 to 10^{11}	10^4 to 10^{11}

Richtek Technology Corporation14F, No. 8, Tai Yuen 1st Street, Chupei City

Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

21 Datasheet Revision History

Version	Date	Description
03	2023/9/11	Features Ordering Information
04	2025/12/5	Changed the Step-Down to Buck Ordering Information Electrical Characteristics Packing Information