### **Smart Cap Divider Charger**

### **General Description**

The RT9759 is a high efficiency and high charge current charger. The efficiency is up to 97.8% when VBAT = 4.2V, IBAT = 2.5A and the maximum charge current is up to 8A. The device integrates smart cap divider topology, external over-voltage protection control, an input reverse blocking NFET and 2-way regulation, a dual-phase charge pump core, 15-way protection, 7way system alarm and 9-Channel high speed analogto-digital converter. The high speed analog-to-digital converter provides input and output voltage, current and temperature information for the host. The host can monitor the information by I<sup>2</sup>C serial interface.

### Applications

- Smart Phones
- Tablet
- PC

### **Ordering Information**

RT9759 🖵

-Package Type WSC : WL-CSP-56B 3.35x3.35 (BSC)

#### Note :

Richtek products are :

- ► RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ► Suitable for use in SnPb or Pb-free soldering processes.

### Features

- External OVP Control and Regulation
  - High Absolute Maximum Rating of 40V
  - Fast Reaction Time 100ns and Fast Turn Off Time 100ns
  - ▶ VBAT Voltage Regulation (VBAT REG)
  - IBAT Current Regulation (IBAT REG)
- Input Reverse Blocking NFET
  - Block the Reverse Current
- Dual-Phase Charge Pump Core
  - ► 8A Output Current Capability
  - ► Efficiency Up to 97.8% when VBAT = 4.2V, IBAT = 2.5A
  - 250kHz to 750kHz Variable Switching Frequency Stay Out of Audio Band
  - Spread Spectrum Technology for EMI Reduction
- 4-Error Charge Pump Switch Protection
  - VBUS Voltage Too High Error Protection before Switch (VBUS\_HIGH\_ERR)
  - VBUS Voltage Too Low Error Protection before Switch (VBUS\_LOW\_ERR)
  - CFLY Short Error Protection Before Switch (CFLY\_DIAG)
  - NFET Over-Current Error Protection During Switch (CON\_OCP)
- 10-Way System Protection
  - VBUS Over-Voltage Protection (VBUS\_OVP)
  - IBUS Over-Current Protection (IBUS\_OCP)
  - ► IBUS Under-Current Protection (IBUS\_UCP)
  - VOUT Over-Voltage Protection (VOUT\_OVP)
  - VBAT Over-Voltage Protection (VBAT\_OVP)
  - ► IBAT Over-Current Protection (IBAT\_OCP)
  - Dropout Over-Voltage Protection (VDR\_OVP)
  - TSBUS Over-Temperature Protection (TBUS\_OTP)
  - TSBAT Over-Temperature Protection (TBAT\_OTP)
  - Junction Over-Temperature Protection (TDIE\_OTP)
- 7-Way System Alarm
  - VBUS Over-Voltage Alarm (VBUS\_OVP\_ALM)
  - IBUS Over-Current Alarm (IBUS\_OCP\_ALM)

Copyright © 2020 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.

- VBAT Over-Voltage Alarm (VBAT\_OVP\_ALM)
- ► IBAT Over-Current Alarm (IBAT\_OCP\_ALM)
- ▶ IBAT Under-Current Alarm (IBAT\_UCP-ALM)
- ▶ TSBUS and TSBAT Over-Temperature Alarm (TBUS\_TSBAT\_OTP\_ALM)
- TDIE Over-Temperature Alarm (TDIE OTP ALM)
- 9-Channel 12-bit ADC
  - ▶ High Speed Data Rate for 128 Times Average Per Channel
  - ▶ VBUS, IBUS, VOUT, VBAT, IBAT, TSBUS, **TSBAT, TDIE, VAC 9-Channel for Voltage/Current Measurement**

### **Marking Information**

RT9759 WSC YMDNN\$\$ \$\$\$-\$\$\$

RT9759WSC : Product Number YMDNN : Date Code \$: Random Code

#### **Pin Configuration**

(TOP VIEW)

(A1 GN (B1 (C1) GNI (C1) GNI	) (B2) D CFL2 ) (C2)	(A3) VOUT (B3) VOUT (C3) VOUT (D3)	(A4) CFH2 (B4) CFH2 (C4) CFH2 (C4) CFH2 (D4)	(A5) TSBAT_ SYNCOU (B5) PMID (C5) PMID (D5)	A6 SRP B6 SRN C6 VBUS C6	A7 BATP_ SYNCIN B7 BATN C7 INT D7	
	) (E2) CFL1 ) (F2) CFL1 ) (G2)	VOUT (E3) VOUT (F3) VOUT (G3) VOUT	CFH2 (E4) CFH1 (F4) CFH1 (G4) CFH1	PMID (E5) PMID (F5) PMID (G5) PMID	VBUS (E6) VBUS (F6) VBUS (G6) AVDD	OVPGATE E7 VAC (F7) SCL (G7) SDA	
(H1 GN	) (H2)	(H3) VOUT	(H4) CFH1	(H5) TSBUS	(H6) CDRVH	(H7) CDRVL_ ADDRMS	

#### WL-CSP-56B 3.35x3.35 (BSC)

### **Functional Pin Description**

	-		
Pin No.	Pin Name	I/O	Pin Function
A1, B1, C1, D1, E1, F1, G1, H1	GND	Р	Power ground.
A2, B2, C2, D2	CFL2	Ρ	Flying capacitor negative node. Three $22\mu$ F capacitors must be connected to CFL2 and CFH2 and placed as close as possible to the device. These pins must be connected together on the PCB.
E2, F2, G2, H2	CFL1	Ρ	Flying capacitor negative node. Three $22\mu$ F capacitors must be connected to CFL1 and CFH1 and placed as close as possible to the device. These pins must be connected together on the PCB.
A3, B3, C3, D3, E3, F3, G3, H3	VOUT	Ρ	Power supply. Connect to positive terminal of the battery pack. Must be connected together on the PCB. Two $10\mu$ F capacitors must be connected to VOUT and GND.
A4, B4, C4, D4	CFH2	Ρ	Flying capacitor positive node. Three $22\mu$ F capacitors must be connected to CFL2 and CFH2 and placed as close as possible to the device. These pins must be connected together on the PCB.
A5	TSBAT_ SYNCOUT	AI	Battery temperature qualification voltage input. Requires external resistor divider and voltage reference. In parallel configuration, connect this pin to BATP_SYNCIN of slave.
A6	SRP	AI	Positive input for battery current sensing. Place 5m $\Omega$ or 2m $\Omega$ between SRN and SRP.
A7	BATP_ SYNCIN	AI	Positive input for battery voltage sensing. Connect $100\Omega$ in series with positive terminal of battery pack. In parallel configuration, connect this pin to TSBAT_SYNCOUT of master.

### RICHTEK

Pin No.	Pin Name	I/O	Pin Function
B5, C5, D5, E5, F5, G5	PMID	Р	Connected to the drain of the reverse blocking NFET. One $10\mu F$ capacitors must be connected to PMID and PGND.
B6	SRN	AI	Negative input for battery current sensing. Place 5m $\Omega$ or 2m $\Omega$ between SRN and SRP.
B7	BATN	AI	Negative input for battery voltage sensing. Connect $100\Omega$ in series with negative terminal of battery pack.
C6, D6, E6, F6	VBUS	Ρ	These pins are the input power supply and must be connected together on the PCB. One $1\mu$ F capacitor must be connected to VBUS and GND.
C7	ĪNT	DO	Open drain interrupt output. Connect to pull-up voltage via $10k\Omega$ pull-up resistor. Normally high, when event happen, INT pin sends a 256µs low pulse to system.
D7	OVPGATE	AO	External N-FET control pin, connect to gate of external N-FET.
E4, F4, G4, H4	CFH1	Ρ	Flying capacitor positive node. Three $22\mu$ F capacitors must be connected to CFL1 and CFH1 and placed as close as possible to the device. These pins must be connected together on the PCB.
E7	VAC	AI	Input voltage sense pin, connect to drain of external N-FET
F7	SCL	DI	${\sf I}^2{\sf C}$ serial clock line. Connect to pull-up voltage via $10k\Omega$ pull-up resistor.
G6	AVDD	AO	Analog power supply. This pin is the internal power supply. It is recommended to connect a $4.7\mu$ F capacitor from AVDD to the GND plane, and placed as close as possible to the device. Do not use this pin for other function.
G7	SDA	DIO	$I^2C$ serial data line. Connect to pull-up voltage via $10k\Omega$ pull-up resistor.
H5	TSBUS	AI	BUS temperature qualification voltage input. Requires external resistor divider and voltage reference.
H6	CDRVH	AIO	Charge pump for gate drive. Connect a $0.22 \mu F$ capacitor between CDRVH and CDRVL_ADDRMS.
H7	CDRVL_ ADDRMS	AIO	Charge pump for gate drive. Connect a $0.22\mu$ F capacitor between CDRVH and CDRVL_ADDRMS. Place different resistance between CDRVL_ADDRMS and GND to assign the address of device and the mode of device as Standalone, Master or Slave.





### **Typical Application Circuit**



#### Table 1. BOM List

Name	Part Number	Description	Package	Manufacturer
CVAC	GRM188R61H105KAA	_ CAP, CERM, 1μF, 50V, ±10%, X5R	0603	MuRata
CVBU:	GRM188R61E105KA12	D CAP, CERM, 1μF, 25V, ±10%, X5R	0603	MuRata





Name	Part Number	Description	Package	Manufacturer
Q1	PSMN2R4-30MLD	N-Channel 30V, 2.4mΩ logic level MOSFET in LFPAK33, using NextPowerS3 Technology	LFPAK33	Nexperia
CFLY1, CFLY2, CFLY3, CFLY4, CFLY5, CFLY6	GRM188R61A226ME15D	CAP, CERM, 22µF, 10V, ±20%, X5R	0603	MuRata
COUT1, COUT2	GRM185R60J106ME15	CAP, CERM, 10μF, 6.3V, ±20%, X5R	0603	MuRata
CPMID	GRM188R61E106MA73	CAP, CERM, 10μF, 25V, ±20%, X5R	0603	MuRata
CBOOT	GRM033R61C224KE14	CAP, CERM, 0.22µF, 16V, ±10%, X5R	0201	MuRata
CAVDD	GRM155R61A475MEAAD	CAP, CERM, 4.7µF, 10V, ±20%, X5R	0402	MuRata
R1, R2, R3	CRCW040210K0JNED	RES, 10k, 5%, 0.063W	0402	Vishay-Dale
R4, R5	ERJ-2RKF1000X	RES, 100Ω, 1%, 0.1W, 0402	0402	Panasonic
RSEN	CSNL1206FT2L00	RES, 0.002, 1%, 1W	1206	Stackpole Electronics Inc

### **Functional Block Diagram**





#### Absolute Maximum Ratings (Note 1)

Supply Pin Voltage, VAC	–2V to 40V
Supply Pin Voltage, VBUS	2V to 22V
Supply Pin Voltage, VOUT	–0.7V to 6V
Control Pin Voltage, OVPGATE	0.3V to 40V
Terminal Pin Voltage, PMID	0.3V to 22V
Terminal Pin Voltage, CDRVH	–0.3V to 18V
Terminal Pin Voltage, CFH1, CFH2	–0.3V to 12V
Terminal Pin Voltage, CFL1, CFL2	–0.3V to 6V
• Terminal Pin Voltage, INT, SDA, SCL, CDRVL_ADDRMS, AVDD	0.3V to 6V
Terminal Pin Voltage, SRP, SRN	–0.3V to 6V
Terminal Pin Voltage, BATP_SYNCIN, BATN	–0.3V to 6V
Terminal Pin Voltage, TSBUS, TSBAT_SYNCOUT	0.3V to 6V
Terminal Pin Current, INT	0mA to 6mA
• Power Dissipation, $P_D @ T_A = 25^{\circ}C$	
WL-CSP-56B 3.35x3.35 (BSC)	4.16W
Package Thermal Resistance (Note 2)	
WL-CSP-56B 3.35x3.35 (BSC), θJA	24°C/W
Lead Temperature (Soldering, 10 sec.)	260°C
Junction Temperature	40°C to 150°C
Storage Temperature Range	–65°C to 150°C
ESD Susceptibility (Note 3)	
HBM (Human Body Model), per ANSI/ESDA/JEDEC JS-001	±2kV
CDM (Charged Device Model), per JEDEC specification JESD22-C101	±500V
Recommended Operating Conditions (Note 4)	
Supply Pin Voltage, VAC	2.8V to 17V
Supply Input Voltage Range, VBUS, PMID	2.8V to 11V
Ouput Voltage Range, VOUT	2.8V to 5V



### **Electrical Characteristics**

 $(T_A = 25^{\circ}C, unless otherwise specified)$ 

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
External OVP Control						
OVPGATE Voltage	Vovpgate	Operation voltage OVPGATE - VBUS, VAC = 6V to 9V	9	10	11	V
VAC_INSERT Threshold	VAC_INSERT_TH	V <sub>AC</sub> rising threshold to turn on external MOS	2.6	2.8	3	V
VAC_INSERT Hysteresis	VAC_INSERT_HY	V <sub>AC</sub> falling hysteresis to turn off external MOS	250	500	750	mV
VAC_INSERT Deglitch Time	tvac_insert_deg	Deglitch time between VAC higher than V <sub>AC_INSERT_TH</sub> and turn on external MOS	18	20	22	ms
VAC Insert Threshold Rising Deglitch Time	Vac_insert_ris_deg	Deglitch between VAC over $V_{AC_INSERT_TH}$ and sent an INT.		1		ms
VAC OVP Range	VAC_OVP_RAN	I <sup>2</sup> C programmable, 3-bit DAC, 6.5V, 11V to 17V	6.5		17	V
VAC OVP Accuracy	VAC_OVP_ACC	VAC_OVP Threshold accuracy	-2		2	%
VAC OVP Hysteresis	VAC_OVP_HY	V <sub>AC</sub> falling to turn on external MOS after VAC OVP happen	250	500	750	mV
OVPGATE Turn-Off Time	tvac_ovp_off	Duration between OVPGATE start to turn off external MOS and the external MOS be fully turn off, $C_{GS} = 4nF$		100		ns
OVPGATE Reaction Time	tvac_ovp_re	Duration between $V_{AC}$ over VAC_OVP threshold and OVPGATE start to turn off external MOS, $C_{GS} = 4nF$		100		ns
VBAT Regulation Range	VBAT_REG_RAN	VBAT_OVP – Register 0x2C[5:4] setting	3.5		5.075	V
VBAT Regulation Accuracy	VBAT_REG_ACC	V <sub>BAT</sub> = 4.2V to 4.65V	-20		20	mV
IBAT Regulation Range	IBAT_REG_RAN	IBAT_OCP – Register 0x2C[7:6] setting	2		10	А
IBAT Regulation Accuracy	IBAT_REG_ACC	$I_{BAT} = 2A \text{ to } 5A,$ RSEN = 0.002 $\Omega$	-200		200	mA
Regulation Time Out	treg_timeout	If device in regulation and no VDR_OVP for this time, the device will stop charge.	585	650	715	ms



8



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Power Select and Source		·				
VBUS Quiescent Current	ΙΒυς_ΙΩ	ADC disable, charge disable, OVP MOS no used, VBUS and VAC are open. VOUT no present. Measure quiescent current on VBUS.		55	95	μΑ
VAC Quiescent Current	I <sub>AC_IQ</sub>	ADC disable, charge disable, OVP MOS used, VOUT no present, no VAC_OVP happen. Measure quiescent current on VAC. VAC = 3.5V to 12V.		315	395	μΑ
		ADC enable, charge disable, OVP MOS used, VOUT no present. Measure quiescent current on VAC.		3	4	mA
VOUT Quiescent Current	Ιουτ_ια	ADC disable, charge disable, VAC no present. VOUT falling from 4.5V to 0V, Measure quiescent current on VOUT.		10	16	μΑ
		ADC enable, charge disable, VAC no present. Measure quiescent current on VOUT.		2	3	mA
VDDA UVLO Threshold	V <sub>DDA_UVLO_TH</sub>	V <sub>DDA</sub> rising	2.6	2.8	3	V
VDDA UVLO Hysteresis	Vdda_uvlo_hy	V <sub>DDA</sub> falling		0.8		V
Device Start Up Time	tvdda_start	Duration time between VDDA > V <sub>DDA_UVLO_TH</sub> and device can start I <sup>2</sup> C communicate			64	ms
Soft-Start Time	tsoft_start	Duration time between the device start switching and CHG_EN = 1			50	ms
VOUT Insert Threshold	Vout_insert_th	VOUT rising	2.65	2.8	2.95	V
VOUT Insert Threshold Rising Deglitch Time	Vout_insert_ris_deg			17		μS
VOUT Insert Hysteresis	VOUT_INSERT_HY	VOUT falling	50	150	250	mV
Cap Divider Charger						
Q0 RON	R <sub>Q0</sub>	VBUS = 9V, VOUT = 4.5V charge enable		6	8	mΩ
Q11, Q21 RON	Rq11, Rq21	VBUS = 9V, VOUT = 4.5V, charge enable		14	19	mΩ
Q12, Q22 RON	Rq12, Rq22	VBUS = 9V, VOUT = 4.5V charge enable		9.5	13	mΩ
Q13, Q23 RON	R <sub>Q13</sub> , R <sub>Q23</sub>	VBUS = 9V, VOUT = 4.5V charge enable		8	12.5	mΩ
Q14, Q24 RON	R <sub>Q14</sub> , R <sub>Q24</sub>	VBUS = 9V, VOUT = 4.5V Charge enable		9	12.5	mΩ



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
		Select by register 0x0B[6:5] = 11	675	750	825	
		Select by register 0x0B[6:5] = 10, default	450	500	550	
Charge Switch Frequency	fsw	Select by register 0x0B[6:5] = 01	337	375	412	kHz
		Select by register 0x0B[6:5] = 00	225	250	275	
Protection						
VBAT OVP Range	VBAT_OVP_RAN	Rising	3.5		5.075	V
VBAT OVP Step Size	VBAT_OVP_SIZE			25		mV
VBAT OVP Accuracy	VBAT_OVP_ACC	VBAT_OVP = 4.2V to 4.65V	-20		20	mV
VBAT OVP Deglitch time	tvbat_ovp_deg			3		μS
IBAT_OCP Range	IBAT_OCP_RAN	Rising	2		10	А
IBAT_OCP Step Size	IBAT_OCP_SIZE			100		mA
IBAT_OCP Accuracy	IBAT_OCP_ACC	IBAT_OCP = 3A to 8A, RSEN = $0.002\Omega$	-200		200	mA
IBAT OCP Deglitch time	tIBAT_OCP_DEG			50		μS
VBUS OVP Range	VBUS_OVP_RAN	Rising	6		12.35	V
VBUS OVP Step Size	VBUS_OVP_SIZE			50		mV
VBUS OVP Accuracy	VBUS_OVP_ACC		-35		35	mV
VBUS OVP Deglitch Time	tvbus_ovp_deg			3		μS
IBUS_OCP Range	IBUS_OCP_RAN	Rising	1		4.75	Α
IBUS_OCP Step Size	IBUS_OCP_SIZE			250		mA
IBUS_OCP Accuracy	IBUS_OCP_ACC		-250		250	mA
IBUS_OCP Deglitch	tIBUS_OCP_DEG			50		μS
IBUS_UCP_RISE	IBUS_UCP_RISE_ACC	Rising, IBUS_UCP_RISE = 300mA, set by Register 0x2B[2] = 0	200	300	400	mA
Accuracy	IBUS_UCP_RISE_ACC	Rising, IBUS_UCP_RISE = 500mA, set by Register 0x2B[2] = 1	400	500	600	mA
IBUS_UCP_RISE Deglitch Time	tIBUS_UCP_RISE_DEG			22		μs
IBUS_UCP_FALL	IBUS_UCP_FALL_ACC	Falling, IBUS_UCP_FALL = 150mA, set by Register 0x2B[2] = 0	10	150	290	mA
Accuracy	IBUS_UCP_FALL_ACC	Falling, IBUS_UCP_FALL = 250mA, set by Register 0x2B[2] = 1	110	250	390	ШA

#### Copyright © 2020 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.





Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
IBUS_UCP_FALL		tIBUS_UCP_FALL_DEG = $10\mu$ s, set by Register 0x2E[3] = 0		22		μS
Deglitch Time	tibus_ucp_fall_deg	$t_{IBUS\_UCP\_FALL\_DEG} = 5ms$ , set by Register 0x2E[3] = 1		5		ms
		tBUS_UCP_TIMEOUT = 12.5ms, set by Register 0x2B[7:5] = 001	11.25	12.5	13.75	ms
		t <sub>BUS_UCP_TIMEOUT</sub> = 25ms, set by Register 0x2B[7:5] = 010	22.5	25	27.5	ms
		t <sub>BUS_UCP_TIMEOUT</sub> = 50ms, set by Register 0x2B[7:5] = 011	45	50	55	ms
IBUS UCP Time Out	tIBUS_UCP_TIMEOUT	t <sub>BUS_UCP_TIMEOUT</sub> = 100ms, set by Register 0x2B[7:5] = 100	90	100	110	ms
		t <sub>BUS_UCP_TIMEOUT</sub> = 400ms, set by Register 0x2B[7:5] = 101	360	400	440	ms
		t <sub>BUS_UCP_TIMEOUT</sub> = 1.5s, set by Register 0x2B[7:5] = 110	1.35	1.5	1.65	sec
		t <sub>BUS_UCP_TIMEOUT</sub> = 100s, set by Register 0x2B[7:5] = 111	90	100	110	sec
VDR OVP Accuracy	Vdr_ovp_acc	Rising, VDR_OVP = $300mV$ , set by Register $0x05[4] = 0$	245	300	355	mV
VDR OVP Accuracy		Rising, VDR_OVP = 400mV, set by Register 0x05[4] = 1	345	400	455	IIIV
VDR OVP Deglitch time		VDR OVP Deglitch = $8\mu$ s, set by Register $0x05[3] = 0$		8		μS
VDR OVP Degition time	tvdr_ovp_deg	VDR OVP Deglitch = 10ms, set by Register 0x05[3] = 1		5		ms
VOUT OVP Accuracy	Vout_ovp_acc	Rising, VOUT_OVP = 4.9V	4.8	4.9	5	V
VOUT OVP Deglitch Time	tvout_ovp_deg			3		μS
TSBAT OTP Range	T <sub>SBAT_OTP_RAN</sub>	Falling, TSBAT_OTP = TSBAT/VOUT, (VOUT<4.6V)	0		50	%
TSBAT OTP Step Size	TSBAT_OTP_SIZE	Falling, TSBAT_OTP = TSBAT/VOUT, (VOUT < 4.6V)		0.1953		%
TSBAT OTP Accuracy	TSBAT_OTP_ACC	Falling, TSBAT_OTP = TSBAT/VOUT, (VOUT < 4.6V)	-1		1	%
TSBUS OTP Range	T <sub>SBUS_OTP_RAN</sub>	Falling, TSBUS _OTP = TSBUS /VOUT, (VOUT < 4.6V)	0		50	%
TSBUS OTP Step Size	T <sub>SBUS_OTP_SIZE</sub>	Falling, TSBUS_OTP = TSBUS /VOUT, (VOUT < 4.6V)		0.1953		%



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
TSBUS OTP Accuracy	T <sub>SBUS_OTP_ACC</sub>	Falling, TSBUS _OTP = TSBUS /VOUT, (VOUT < 4.6V)	-1		1	%
Thermal Shutdown Threshold	T <sub>DIE_OTP_TH</sub>			130		°C
Thermal Shutdown Deglitch Time	t <sub>TDIE_DEG</sub>			3		μs
VBUS_HIGH_ERR Accuracy	VBUS_HIGH_ERR_ACC	Rising, VBUS_HIGH_ERR = VBUS/VOUT	2.328	2.4	2.472	V/V
VBUS_HIGH_ERR Deglitch	tvbus_high_err_deg			32		μs
VBUS_LOW_ERR Accuracy	VBUS_LOW_ERR_ACC	Falling, VBUS_LOW_ERR = VBUS/VOUT	2	2.04	2.08	V/V
VBUS_LOW_ERR		Set by Register 0x2E[4] = 0		10		μS
Deglitch	tvbus_low_err_deg	Set by Register 0x2E[4] = 1		10		ms
Converter OCP Threshold	ICON_OCP_TH	Rising, VOUT = 4V		16		А
CFLY Short Detect Level	Rcfly_diag	If device detect the short resistance of flying capacitor smaller than this level while soft-start duration, the device will stop charging.			30	Ω
Alarm						
VBAT_OVP_ALM Range	VBAT_OVP_ALM_RAN	Rising	3.5		5.075	V
VBAT_OVP_ALM Step Size	VBAT_OVP_ALM_SIZE			25		mV
VBAT_OVP_ALM Hysteresis	Vbat_ovp_alm_hy	Falling		50		mV
VBAT_OVP_ALM Accuracy	VBAT_OVP_ALM_ACC	VBAT_OVP_ALM = 3.5V to 4.5V	-20		20	mV
IBAT_OCP_ALM Range	IBAT_OCP_ALM_RAN	Rising	2		10	А
IBAT_OCP_ALM Step Size	IBAT_OCP_ALM_SIZE			100		mA
IBAT_OCP_ALM Hysteresis	IBAT_OCP_ALM_HY	Falling		100		mA
IBAT_OCP_ALM Accuracy	IBAT_OCP_ALM_ACC	IBAT_OCP_ALM = 3A to 8A	-200		200	mA
IBAT_UCP_ALM Range	IBAT_UCP_ALM_RAN	Falling	0		6.35	А
IBAT_UCP_ALM Step Size	IBAT_UCP_ALM_SIZE			50		mA
IBAT_UCP_ALM Hysteresis	IBAT_UCP_ALM_HY	Falling		50		mA
IBAT_UCP_ALM Accuracy	IBAT_UCP_ALM_ACC	IBAT_UCP_ALM = 3A	-200		200	mA
VBUS_OVP_ALM Range	VBUS_OVP_ALM_RAN	Rising	6		12.35	V



				_		
Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
VBUS_OVP_ALM Step Size	VBUS_OVP_ALM_SIZE			50		mV
VBUS_OVP_ALM Hysteresis	VBUS_OVP_ALM_HY	Falling		50		mV
VBUS_OVP_ALM Accuracy	VBUS_OVP_ALM_ACC	VBAT_OVP_ALM = 6V to 9V	-35		35	mV
IBUS_OCP_ALM Range	IBUS_OCP_ALM_RAN	Rising	0		5	Α
IBUS_OCP_ALM Step Size	IBUS_OCP_ALM_SIZE			50		mA
IBUS_OCP_ALM Hysteresis	IBUS_OCP_ALM_HY	Falling		50		mA
IBUS_OCP_ALM Accuracy	IBUS_OCP_ALM_ACC	IBUS_OCP = 1.5A to 4A	-250		250	mA
TSBAT_TSBUS_ALM Range	Ts_otp_alm_ran	Falling, TSBAT_TSBUS_ALM_Thresh old = TSBAT_OTP + 5% or TSBAT_TSBUS_ALM_Thresh old = TSBUS_OTP + 5%	0		50	%
TSBAT_TSBUS_ALM Hysteresis	Ts_otp_alm_alm_hy	Rising		4		%
TSBAT_TSBUS_ALM Accuracy	T <sub>S_OTP_ALM_ACC</sub>		-1		1	%
TDIE_OTP_ALM Range	TDIE_OTP_ALM_RAN	Rising	0		152.5	°C
TDIE_OTP_ALM Step Size	T <sub>DIE_OTP_ALM_SIZE</sub>			0.5		°C
TDIE_OTP_ALM Hysteresis	T <sub>DIE_OTP_ALM_HY</sub>	Falling		10		°C
TDIE_OTP_ALM Accuracy	TDIE_OTP_ALM_ACC		-4		4	°C
ADC Specification						•
ADC Sample Rate	fsample_rate	(Note 5)	1800	2000	2200	kHz
ADC Data Rate	tdata_adc	12bit, 128 averages Report data for each channel (Note 5)		1.2		ms
VBUS ADC Range	VBUS_ADC_RAN		0		14	V
VBUS ADC Accuracy	VBUS_ADC_ACC	VBUS = 6V to 9V	-35		35	mV
IBUS ADC Range	IBUS_ADC_RAN		0		5	Α
IBUS ADC Accuracy	IBUS_ADC_ACC	IBUS = 0A to 4A (0°C to 85°C)	-150		150	mA
VAC ADC Range	VAC_ADC_RAN		0	-	14	V
VAC ADC Accuracy	VAC_ADC_ACC	VAC = 6V to 9V	-35		35	mV
VOUT ADC Range	Vout_adc_ran		0		5	V
VOUT ADC Accuracy	Vout_adc_acc	VOUT = 3V to 4.5V	-20		20	mV
VBAT ADC Range	VBAT_ADC_RAN		0		5	V

### **RT9759**

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
VBAT ADC Accuracy	VBAT_ADC_ACC	VBAT = 3V to 4.5V	-20		20	mV
IBAT ADC Range	IBAT_ADC_RAN		0		10	Α
IBAT ADC Accuracy	IBAT_ADC_ACC	IBAT = 3A to 8A, RSEN = 0.002Ω	-200		200	mA
TDIE ADC Range	TDIE_ADC_RAN		0		150	°C
TDIE ADC Accuracy	TDIE_ADC_ACC		-4		4	°C
TSBUS ADC Range	T <sub>SBUS_ADC_RAN</sub>		0		50	%
TSBUS ADC Accuracy	TSBUS_ADC_ACC	TSBUS pin voltage = 0.2V to 2V	-1		1	%
TSBAT ADC Range	TSBAT_ADC_RAN		0		50	%
TSBAT ADC Accuracy	TBAT_ADC_ACC	TSBAT pin voltage = 0.2V to 2V	-1		1	%
Pull Down						
VAC Pull Down Resistor	Rvac_pd		100	125	150	Ω
VAC Pull Down Time Out	tvac_pd		360	400	440	ms
VBUS Pull Down Resistor	Rvbus_pd		0.6	1	1.4	kΩ
Watch Dog Time Out						
		No I <sup>2</sup> C communication for 0.5s, set by Register 0x0b[1:0] = 00	0.475	0.5	0.525	
Watch Dog Time Out	WDT	No $I^2C$ communication for 1s, set by Register $0x0b[1:0] = 01$	0.95	1	50 1 150 440 1.4 0.525 1.05 5.25 33 33	500
Watch Dog Time Out		No $I^2C$ communication for 5s, set by Register $0x0b[1:0] = 10$	4.75	5	5.25	sec
		No I <sup>2</sup> C communication for 30s, set by Register 0x0b[1:0] = 11	27	30	33	
CDRVL Pull Low Resista	nce Setting					
Slave address = 0x66 (Standalone1)			142.5	150		kΩ
Slave address = 0x65 (Standalone2)	Papar	CDRVL Pull low resistance to	71.25	75	78.75	
Slave address = 0x66 (Slave)	RCDRVL	setting slave address	37.05	39	40.95	
Slave address = 0x65 (Master)				18	18.9	





## I<sup>2</sup>C Characteristics

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit			
SCL, SDA High-Level Input Threshold Voltage	VIH_I2C		1.5			V			
SCL, SDA Low-Level Input Threshold Voltage	VIL_I2C				0.4	V			
		Standard-mode			100				
		Fast-mode			400	kHz			
SCL Clock Frequency	fclk	Fast-mode Plus			1000				
		High-speed mode Cb = 400pF			1.7	N 41 1-			
		High-speed mode Cb = 100pF			3.4	MHz			
		Standard-mode	4.7						
Bus Free Time between Stop and Start Condition	<b>t</b> BUF	Fast-mode	1.3			μS			
		Fast-mode Plus	0.5			1			
		Standard-mode	4						
		Fast-mode	0.6			1			
(Repeated) Start Hold Time	t <sub>HD;STA</sub>	Fast-mode Plus	0.26			μS			
		High-speed mode Cb = 400pF	160						
		High-speed mode Cb = 100pF	160			1			
		Standard-mode	4.7						
		Fast-mode	0.6			μS			
(Repeated) Start Setup Time	tsu;sta	Fast-mode Plus	0.26			1			
		High-speed mode Cb = 400 pF	160						
		High-speed mode Cb = 100 pF	160			ns			
		Standard-mode	4						
		Fast-mode	0.6			μs			
STOP Condition Setup Time	tsu;sto	Fast-mode Plus	0.26			1			
		High-speed mode Cb = 400pF	160						
		High-speed mode Cb = 100pF	160			ns			
		Standard-mode	0.1						
		Fast-mode	0.1						
SDA Data Hold Time	thd;dat	Fast-mode Plus	0.1			ns			
		High-speed mode Cb = 400pF	0.1		150	1			
		High-speed mode Cb = 100pF	0.1		70	1			
		Standard-mode			3.45				
SDA Valid Acknowledge Time	t <sub>VD;ACK</sub>	Fast-mode			0.9	μS			
		Fast-mode Plus			0.45	1			

Copyright © 2020 Richtek Technology Corporation. All rights reserved.





Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
		Standard-mode	250			
		Fast-mode	100			
SDA Setup Time	tsu;dat	Fast-mode Plus	50			ns
		High-speed mode Cb = 400pF	10			
		High-speed mode Cb = 100pF	10			
		Standard-mode	4.7			
		Fast-mode	1.3			μS
SCL Clock Low Time	tLOW	Fast-mode Plus	0.5			
		High-speed mode Cb = 400pF	320			
		High-speed mode Cb = 100pF	160			ns
		Standard-mode	4			
		Fast-mode	0.6			μS
SCL Clock High Time	tнідн	Fast-mode Plus	0.26			
		High-speed mode Cb = 400pF	120			
		High-speed mode Cb = 100pF	60			ns

- **Note 1.** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- **Note 2.**  $\theta_{JA}$  is measured under natural convection (still air) at  $T_A = 25^{\circ}C$  with the component mounted on a high effective-thermalconductivity four-layer test board on a JEDEC 51-7 thermal measurement standard.
- Note 3. Devices are ESD sensitive. Handling precaution is recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.
- Note 5. Specification is guaranteed by design and/or correlation with statistical process control.



### **Typical Operating Characteristics**







VAC\_OVP 11V Test Waveform





Copyright © 2020 Richtek Technology Corporation. All rights reserved.

### **Register Descriptions**

#### **Register Map**

Function Name	STAT	FLAG	MASK	Threshold	Enable	Deglitch
VBAT_OVP	0x10[7]	0x11[7]	0x12[7]	0x00[5:0]	0x00[7]	
IBAT_OCP	0x10[6]	0x11[6]	0x12[6]	0x02[6:0]	0x02[7]	
VAC_OVP	0x05[7]	0x05[6]	0x05[5]	0x05[2:0]		
VDR_OVP	0x2C[1]	0x2D[5]	0x2D[1]	0x05[4]		0x05[3]
VBUS_OVP	0x10[5]	0x11[5]	0x12[5]	0x06[6:0]		
IBUS_OCP	0x10[4]	0x11[4]	0x12[4]	0x08[3:0]	0x08[7]	
IBUS_UCP_RISE		0x08[6]	0x08[5]	0x2B[2]		
IBUS_UCP_FALL		0x08[4]		0x2B[2]		0x2E[3]
TDIE_OTP	0x0A[6]	0x0A[7]			0x0C[0]	
VBUS_LOW_ERR	0x0A[5]					0x2E[4]
VBUS_HIGH_ERR	0x0A[4]					
CFLY_DIAG_FLAG		0x0A[0]				
VOUT_OVP	0x2C[0]	0x2D[4]	0x2D[0]		0x2B[3]	
CON_OCP		0x0A[1]				
IBUS_UCP_TIMEOUT		0x0A[3]		0x2B[7:5]	0x2B[7:5]	
VAC_INSERT_STAT	0x0D[2]	0x0E[2]	0x0F[2]			
VOUT_INSERT_STAT	0x0D[1]	0x0E[1]	0x0F[1]			
WDT		0x0B[3]		0x0B[1:0]	0x0B[2]	
ADC_DONE	0x0D[0]	0x0E[0]	0x0F[0]			
VBUS_PD					0x06[7]	
VAC_PD					0x2B[0]	
CON_SWITCHING	0x0A[2]					
TSBUS_OTP	0x10[1]	0x11[1]	0x12[1]	0x28[7:0]	0x0C[2]	
TSBAT_OTP	0x10[2]	0x11[2]	0x12[2]	0x29[7:0]	0x0C[1]	
VBAT_OVP_ALM	0x0D[7]	0x0E[7]	0x0F[7]	0x01[5:0]	0x01[7]	
IBAT_OCP_ALM	0x0D[6]	0x0E[6]	0x0F[6]	0x03[6:0]	0x03[7]	
IBAT_UCP_ALM	0x0D[3]	0x0E[3]	0x0F[3]	0x04[6:0]	0x04[7]	
VBUS_OVP_ALM	0x0D[5]	0x0E[5]	0x0F[5]	0x07[6:0]	0x07[7]	
TDIE_ALM	0x10[0]	0x11[0]	0x12[0]	0x2A[7:0]		
IBUS_OCP_ALM	0x0D[4]	0x0E[4]	0x0F[4]	0x09[6:0]	0x09[7]	
TSBUS_TSBAT_ALM_STAT	0x10[3]	0x11[3]	0x12[3]			
IBAT_REG	0x2B[2]	0x2D bit6	0x2D[2]	0x2C[7:6]		
VBAT_REG	0x2B[3]	0x2D bit7	0x2D[3]	0x2C[5:4]		
Enable Regulation					0x2B[4]	





#### **Register Default Value**

I<sup>2</sup>C Slave Address is 0x66 (Standalone1)

I<sup>2</sup>C Slave Address is 0x65 (Standalone2)

I<sup>2</sup>C Slave Address is 0x66 (Slave)

I<sup>2</sup>C Slave Address is 0x65 (Master)

Register (Hex)	standalone1 (Hex)	standalone2 (Hex)	Slave (Hex)	Master (Hex)
0x00	0x22	0x22	0xA2	0x22
0x01	0x1C	0x1C	0x9C	0x1C
0x02	0x3D	0x3D	0xBD	0x3D
0x03	0x3C	0x3C	0xBC	0x3C
0x04	0x28	0x28	0xA8	0x28
0x05	0x07	0x00	0x00	0x07
0x06	0x3A	0x3A	0x3A	0x3A
0x07	0x38	0x38	0xB8	0x38
0x08	0x0D	0x0D	0x0D	0x0D
0x09	0x50	0x50	0x50	0x50
0x0A	0x00	0x00	0x00	0x00
0x0B	0x40	0x40	0x40	0x40
0x0C	0x00	0x00	0x20	0x46
0x0D	0x00	0x00	0x00	0x00
0x0E	0x00	0x00	0x00	0x00
0x0F	0x00	0x00	0x00	0x00
0x10	0x00	0x00	0x00	0x00
0x11	0x00	0x00	0x00	0x00
0x12	0x00	0x00	0x00	0x00
0x13	0x00	0x00	0x00	0x00
0x14	0x00	0x00	0x00	0x00
0x15	0x00	0x00	0xF8	0x06
0x16	0x00	0x00	0x00	0x00
0x17	0x00	0x00	0x00	0x00
0x18	0x00	0x00	0x00	0x00
0x19	0x00	0x00	0x00	0x00
0x1A	0x00	0x00	0x00	0x00
0x1B	0x00	0x00	0x00	0x00
0x1C	0x00	0x00	0x00	0x00
0x1D	0x00	0x00	0x00	0x00
0x1E	0x00	0x00	0x00	0x00
0x1F	0x00	0x00	0x00	0x00
0x20	0x00	0x00	0x00	0x00
0x21	0x00	0x00	0x00	0x00

Copyright © 2020 Richtek Technology Corporation. All rights reserved.

### **RT9759**

Register (Hex)	standalone1 (Hex)	standalone2 (Hex)	Slave (Hex)	Master (Hex)
0x22	0x00	0x00	0x00	0x00
0x23	0x00	0x00	0x00	0x00
0x24	0x00	0x00	0x00	0x00
0x25	0x00	0x00	0x00	0x00
0x26	0x00	0x00	0x00	0x00
0x27	0x00	0x00	0x00	0x00
0x28	0x15	0x15	0x15	0x15
0x29	0x15	0x15	0x15	0x15
0x2A	0xC8	0xC8	0xC8	0xC8
0x2B	0xE0	0xE0	0xE0	0xE0
0x2C	0x00	0x00	0x00	0x00
0x2D	0x00	0x00	0x00	0x00
0x2E	0x00	0x00	0x00	0x00



#### **Default Reset for standalone1**

R : Read only

R/W : Read and write

Register Address : 0x00, Register Name : VBAT\_OVP

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	VBAT_OVP_ DIS	0	N	Y	R/W	Battery over-voltage protection control. 0 : Enable (Default) 1 : Disable Default for slave = 1
6	Reversed	0	NA	NA	NA	Reversed
5:0	VBAT_OVP	100010	N	Y	R/W	Battery over-voltage protection threshold. VBAT_OVP = 3.5V + REG[5:0] x LSB LSB = 25mV Default = 4.35V

#### Register Address : 0x01, Register Name : VBAT\_OVP\_ALM

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	VBAT_OVP_ ALM_DIS	0	N	Y	R/W	Battery over-voltage alarm control. 0 : Enable (Default) 1 : Disable Default for slave= 1
6	Reversed	0	NA	NA	NA	Reversed
5:0	VBAT_OVP_ ALM	011100	N	Y	R/W	Battery over-voltage alam threshold. VBAT_OVP_ALM = 3.5V + REG[5:0] x LSB LSB = 25mV Default = 4.2V

#### Register Address : 0x02, Register Name : IBAT\_OCP

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	IBAT_OCP_ DIS	0	N	Y	R/W	Battery over-current protection control. 0 : Enable (Default) 1 : Disable Default for slave = 1
6:0	IBAT_OCP	0111101	N	Y	R/W	Battery over-current protection threshold IBAT_OCP = 2A + REG[6:0] x LSB LSB = 100mA Default = 8.1A Any setting over 10A is set to 10A.



#### Register Address : 0x03, Register Name : IBAT\_OCP\_ALM

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	IBAT_OCP_ ALM_DIS	0	N	Y	R/W	Battery over-current alarm control. 0 : Enable (Default) 1 : Disable Default for slave = 1
6:0	IBAT_OCP_ ALM	0111100	N	Y	R/W	Battery over-current alarm threshold IBAT_OCP_ALM = 2A + REG[6:0] x LSB LSB = 100mA Default = 8A

#### Register Address : 0x04, Register Name : IBAT\_UCP\_ALM

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	IBAT_UCP_ ALM_DIS	0	N	Y	R/W	IBAT_UCP_ALM disable bit 0 : Enable (Default) 1 : Disable Default for slave = 1
6:0	IBAT_UCP_ ALM	0101000	N	Y	R/W	Battery under-current alarm threshold IBAT_UCP_ALM = REG[6:0] x LSB LSB = 50mA Default = 2A

RICHTEK

Register Address : 0x05, Register Name : AC\_PROTECTION

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	VAC_OVP_ STAT	0	N	N	R	Set 1 when a VAC_OVP event occurs. Persists until condition is no longer valid. 0 : No VAC_OVP Fault 1 : VAC_OVP Fault is occurring
6	VAC_OVP_ FLAG	0	N	Ν	R	Set 1 when a VAC_OVP event occurs. Cleared upon read. 0 : No VAC_OVP Fault 1 : VAC_OVP Fault has occurred
5	VAC_OVP_ MASK	0	N	Y	R/W	Mask VAC_OVP event to send INT. 0 : Not masked (Default) 1 : Masked
4	VDR_OVP_ THRESHOLD_ SET	0	N	N	R/W	This is the voltage difference between VAC and VBUS that will cause the device to stop switching. 0 : 300mV (Default) 1 : 400mV
3	VDR_OVP_ DEGLITCH_ SET	0	N	Y	R/W	This is the deglitch time after the device reaches the VDR_OVP threshold before the part stops switching. $0: 8\mu s$ (Default) 1: 5ms
2:0	VAC_OVP	111	Ν	Y	R/W	000-110 setting is determined by VAC_OVP = $11V + VAC_OVP[3:0] \times 1V$ Writing all 1 to these bits set the VAC_OVP to 6.5V. Default for slave = 000. Default for standalone2 = 000

#### Register Address : 0x06, Register Name : VBUS\_OVP

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	VBUS_PD_ EN	0	Ν	Y	R/W	VBUS pull down resistor enable bit. 0 : Pull down disable (Default) 1 : Pull down enable
6:0	VBUS_OVP	0111010	Ν	Y	R/W	VBUS over-voltage protection threshold. VBUS_OVP = 6V + VBUS_OVP[6:0] x 50mV, Default = 8.9V

#### Register Address : 0x07, Register Name : VBUS\_OVP\_ALM

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	VBUS_OVP_ ALM_DIS	0	N	Y	R/W	VBUS over-voltage alarm disable bit. 0 : Enable (Default) 1 : Disable Default for slave = 1
6:0	VBUS_OVP_ ALM	0111000	N	Y	R/W	VBUS over-voltage alarm threshold. VBUS_OVP_ALM = 6V + VBUS_OVP_ALM[6:0] x 50mV, Default : 8.8V

#### Register Address : 0x08, Register Name : IBUS\_OCP\_UCP

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	IBUS_OCP_ DIS	0	N	Y	R/W	IBUS_OCP_ALM disable bit 0 : Enable (Default) 1 : Disable
6	IBUS_UCP_ RISE_FLAG	0	N	N	R	Set 1 and send an INT when IBUS current larger than IBUS_UCP_RISE threshold. Clear upon read. 0 : No IBUS_UCP_RISE 1 : IBUS_UCP_RISE event has occurred
5	IBUS_UCP_ RISE_MASK	0	N	Y	R/W	Masks an IBUS_UCP_RISE event to send an INT 0 : Not masked (Default) 1 : Masked
4	IBUS_UCP_ FALL_FLAG	0	N	N	R	Set 1 and send an INT when IBUS current smaller than IBUS_UCP_FALL threshold. Clear upon read. 0 : No IBUS_UCP_FALL 1 : IBUS_UCP_FALL event has occurred
3:0	IBUS_OCP	1101	N	Y	R/W	IBUS over-current protection threshold. IBUS_OCP = 1A + IBUS_OCP[3:0] x 250mA, Default : 4.25A

#### Register Address : 0x09, Register Name : IBUS\_OCP\_ALM

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	IBUS_OCP_ ALM_DIS	0	N	Y	R/W	IBUS_OCP_ALM disable bit. 0 : Enable (Default) 1 : Disable
6:0	IBUS_OCP_ ALM	1010000	N	Y	R/W	IBUS over-current alarm threshold. IBUS_OCP_ALM[6:0] x 50mA Writing all 0's is 0A Default : 4A

Copyright © 2020 Richtek Technology Corporation. All rights reserved.



#### Register Address : 0x0A, Register Name : CONVERTER\_STATE

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	TDIE_OTP_ FLAG	0	N	N	R	Set 1 and send an INT when die temperature higher than TDIE threshold. Clear upon read. 0 : Normal 1 : TDIE_OTP has occurred
6	TDIE_OTP_ STAT	0	N	N	R	Set 1 when die temperature higher than TDIE threshold. Persists until condition is no longer valid. 0 : Normal 1 : TDIE_OTP is occurring
5	VBUS_LOW_ ERR_STAT	0	N	N	R	Set 1 when VBUS voltage lower than VBUS_LOW_ERR threshold. Persists until condition is no longer valid. This status only active before switching. 0 : Normal 1 : VBUS_LOW_ERR is occurring
4	VBUS_HIGH_ ERR_STAT	0	N	N	R	Set 1 when VBUS is higher than VBUS_HIGH_ERR threshold. Persists until condition is no longer valid. This status only active before switching. 0 : Normal 1 : VBUS_HGIH_ERR is occurring
3	IBUS_UCP_ TIMEOUT_ FLAG	0	N	N	R	Set 1 and send an INT when IBUS is not ramped to the IBUS_UCP_RISE threshold in IBUS_UCP_TIMEOUT time after CHG_EN = 1, Cleared upon read. 0 : Normal 1 : IBUS_UCP_TIMEOUT has occurred
2	SWITCHING_ STAT	0	N	N	R	Set 1 and send an INT when the converter start switching and IBUS_UCP_TIMEOUT timer start. Only one INT is sent when switching starts. Persists until condition is no longer valid. 0 : Normal 1 : SWITCHING is occurring
1	CON_OCP_ FLAG	0	N	N	R	Set 1 and send an INT when converter current larger than CON_OCP threshold. Clear upon read. 0 : Normal 1 : CON_OCP has occurred
0	CFLY_DIAG_ FLAG	0	N	N	R	Set 1 and send an INT when CFLY short during converter soft-start. Clear upon read. 0 : Normal 1 : CFLY_DIG has occurred



Register Address : 0x0B, Register Name : CHG\_CTL

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	REG_RST	0	N	Y	R/W	Register reset 0 : No register reset (Default) 1 : Reset registers
6:5	FSW_SET	10	N	N	R/W	Set the switching frequency 00 : 250kHz 01 : 375kHz 10 : 500kHz (Default) 11 : 750kHz
4	Reserved	0	NA	NA	NA	Reserved
3	WDT_FLAG	0	N	N	R	Set 1 and send an INT when watchdog time out happen. Clear upon read. 0 : Normal 1 : WDT has occurred
2	WDT_DIS	0	N	Y	R/W	Watchdog disable 0 : Enabled (Default) 1 : Disabled
1:0	WDT_TIMER	00	N	Y	R/W	Watchdog timer setting. 00 : 0.5s (Default) 01 : 1s 10 : 5s 11 : 30s



Register Address : 0x0C, Register Name : CHG\_CTL1

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	CHG_EN	0	Y	Y	R/W	Charger control bit 0 : Charger disable (Default) 1 : Charge enable
6:5	MS	00	N	N	R	Master, Slave, or Standalone operation. 00 : Standalone 01 : Slave 1X : Master
4:3	CHG_FSHIFT	00	N	Y	R/W	Adjust switching frequency for EMI 00 : Nominal frequency (Default) 01 : Nominal frequency + 10% 10 : Nominal frequency - 10% 11 : Spread spectrum
2	TSBUS_OTP_ DIS	0	N	Y	R/W	TSBUS over-temperature protection disable bit. 0 : Enable (Default) 1 : Disable Default for master = 1
1	TSBAT_OTP_ DIS	0	N	Y	R/W	TSBAT over-temperature protection disable bit. 0 : Enable (Default) 1 : Disable Default for master = 1
0	TDIE_OTP_ DIS	0	N	Y	R/W	TDIE over-temperature protection disable bit. 0 : Enable (Default) 1 : Disable



Register Address : 0x0D, Register Name : INT\_STAT

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	VBAT_OVP_ ALM_STAT	0	N	N	R	Set 1 when VBAT is higher than VBAT_OVP_ALM threshold. Persists until condition is no longer valid. 0 : Normal 1 : VBAT_OVP_ALM is occurring
6	IBAT_OCP_ ALM_STAT	0	N	N	R	Set 1 when IBAT is larger than IBAT_OCP_ALM threshold. Persists until condition is no longer valid. 0 : Normal 1 : IBAT_OCP_ALM is occurring
5	VBUS_OVP_ ALM_STAT	0	N	N	R	Set 1 when VBUS is higher than VBUS_OVP_ALM threshold. Persists until condition is no longer valid. 0 : Normal 1 : VBUS_OVP_ALM is occurring
4	IBUS_OCP_ ALM_STAT	0	N	N	R	Set 1 when IBUS is larger than IBUS_OCP_ALM threshold. Persists until condition is no longer valid. 0 : Normal 1 : IBUS_OCP_ALM is occurring
3	IBAT_UCP_ ALM_STAT	0	N	N	R	Set 1 when IBAT is smaller than IBAT_UCP_ALM threshold. Persists until condition is no longer valid. 0 : Normal 1 : IBAT_UCP_ALM is occurring
2	VAC_INSERT_ STAT	0	N	N	R	Set 1 when VAC voltage above the VAC_INSERT threshold 0 : Normal 1 : VAC_INSERT is occurring
1	VOUT_ INSERT_STAT	0	N	N	R	Set 1 when VOUT voltage above the VOUT_INSERT threshold 0 : Normal 1 : VOUT_INSERT is occurring
0	ADC_DONE_ STAT	0	N	Ν	R	Set 1 when the ADC conversion is completed in 1-shot mode. This bit will change to '0' when an ADC conversion is requested in 1- shot mode, and it will change back to '1' when the conversion is complete. During continuous conversion mode, this bit will be '0' 0 : Conversion not complete 1 : Conversion complete

RICHTEK

Register Address : 0x0E, Register Name : INT\_FLAG

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	VBAT_OVP _ALM_FLAG	0	N	N	R	Set 1 and send an INT when VBAT higher than VBAT_OVP_ALM threshold. Clear upon read. 0 : Normal 1 : VBAT_OVP_ALM has occurred
6	IBAT_OCP_ ALM_FLAG	0	N	N	R	Set 1 and send an INT when IBAT larger than IBAT_OCP_ALM threshold. Clear upon read. 0 : Normal 1 : IBAT_OCP_ALM has occurred
5	VBUS_OVP_ ALM_FLAG	0	N	N	R	Set 1 and send an INT when VBUS higher than VBUS_OVP_ALM threshold. Clear upon read. 0 : Normal 1 : VBUS_OVP_ALM has occurred
4	IBUS_OCP_ ALM_FLAG	0	N	N	R	Set 1 and send an INT when IBUS larger than IBUS_OCP_ALM threshold. Clear upon read. 0 : Normal 1 : IBUS_OCP_ALM has occurred
3	IBAT_UCP_ ALM_FLAG	0	N	N	R	Set 1 and send an INT when IBAT smaller than IBAT_UCP_ALM threshold. Clear upon read. 0 : Normal 1 : IBAT_UCP_ALM has occurred
2	VAC_ INSERT_FLAG	0	N	N	R	Set 1 and send an INT when VAC higher than VAC_INSERT threshold. Clear upon read. 0 : Normal 1 : VAC_INSERT has occurred
1	VOUT_ INSERT_FLAG	0	N	N	R	Set 1 and send an INT when VOUT higher than VOUT_INSERT threshold. Clear upon read. 0 : Normal 1 : VOUT_INSERT has occurred
0	ADC_DONE _FLAG	0	N	N	R	Set 1 and send an INT when ADC conversion is completed in 1-shot mode. Clear upon read. 0 : Normal 1 : Conversion completed



Register Address : 0x0F, Register Name : INT\_MASK

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	VBAT_OVP_ ALM_MASK	0	N	Y	R/W	VBAT_OVP_ALM mask. 0 : Not masked (Default) 1 : Masked
6	IBAT_OCP_ ALM_MASK	0	N	Y	R/W	IBAT_OCP_ALM mask. 0 : Not masked (Default) 1 : Masked
5	VBUS_OVP_ ALM_MASK	0	N	Y	R/W	VBUS_OVP_ALM mask. 0 : Not masked (Default) 1 : Masked
4	IBUS_OCP_ ALM_MASK	0	N	Y	R/W	IBUS_OCP_ALM mask. 0 : Not masked (Default) 1 : Masked
3	IBAT_UCP_ ALM_MASK	0	N	Y	R/W	IBAT_UCP_ALM mask. 0 : Not masked (Default) 1 : Masked
2	VAC_INSERT_ MASK	0	N	Y	R/W	VAC_INSERT mask. 0 : Not masked (Default) 1 : Masked
1	VOUT_ INSERT _MASK	0	N	Y	R/W	VOUT_INSERT mask. 0 : Not masked (Default) 1 : Masked
0	ADC_DONE_ MASK	0	N	Y	R/W	ADC_DONE mask. 0 : Not masked (Default) 1 : Masked

RICHTEK

Register Address : 0x10, Register Name : FLT\_STAT

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	VBAT_OVP_ STAT	0	N	N	R	Set 1 when VBAT is higher than VBAT_OVP threshold. Persists until condition is no longer valid. 0 : Normal 1 : VBAT_OVP is occurring
6	IBAT_OCP_ STAT	0	N	N	R	Set 1 when IBAT is larger than IBAT_OCP threshold. Persists until condition is no longer valid. 0 : Normal 1 : IBAT_OCP is occurring
5	VBUS_OVP_ STAT	0	N	N	R	Set 1 and send an INT when VBUS is higher than VBUS_OVP threshold. Persists until condition is no longer valid. 0 : Normal 1 : VBUS_OVP has occurred
4	IBUS_OCP_ STAT	0	N	N	R	Set 1 when IBUS is larger than IBUS_OCP threshold. Persists until condition is no longer valid. 0 : Normal 1 : IBUS_OCP is occurring
3	TSBUS_ TSBAT_OTP_ ALM_STAT	0	N	N	R	Set 1 when the TSBUS or TSBAT threshold has been within 5% of the TSBUS_OTP or TSBAT_OTP set threshold. 0 : Normal 1 : TSBUS_TSBAT_OTP_ALM is occurring
2	TSBAT_OTP_ STAT	0	N	N	R	Set 1 when the TSBAT lower than TSBUS_OTP set threshold 0 : Normal 1 : TSBUS_OTP is occurring
1	TSBUS_OTP_ STAT	0	N	N	R	Set 1 when the TSBUS lower than TSBUS_OTP set threshold 0 : Normal 1 : TSBUS_OTP is occurring
0	TDIE_OTP_ ALM_STAT	0	N	N	R	Set 1 when die temperature over TDIE_OTP_ALM threshold. Persists until condition is no longer valid. 0 : Normal 1 : TDIE_OTP_ALM is occurring



Register Address : 0x11, Register Name : FLT\_FLAG

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	VBAT_OVP_ FLAG	0	N	N	R	Set 1 and send an INT when VBAT is higher than VBAT_OVP threshold. Clear upon read. 0 : Normal 1 : VBAT_OVP has occurred
6	IBAT_OCP_ FLAG	0	N	N	R	Set 1 and send an INT when IBAT is larger than IBAT_OCP threshold. Clear upon read. 0 : Normal 1 : IBAT_OCP has occurred
5	VBUS_OVP_ FLAG	0	N	N	R	Set 1 and send an INT when VBUS is higher than VBUS_OVP threshold. Clear upon read. 0 : Normal 1 : VBUS_OVP has occurred
4	IBUS_OCP_ FLAG	0	N	N	R	Set 1 and send an INT when IBUS is larger than IBUS_OCP threshold. Clear upon read. 0 : Normal 1 : IBUS_OCP has occurred
3	TSBUS_ TSBAT_OTP_ ALM_FLAG	0	N	N	R	Set 1 when the TSBUS or TSBAT threshold has been within 5% of the TSBUS_OTP or TSBAT_OTP set threshold. Clear upon read. 0 : Normal 1 : TSBUS_TSBAT_OTP_ALM has occurred
2	TSBAT_OTP_ FLAG	0	N	N	R	Set 1 and send an INT when TSBAT lower than TSBAT_OTP threshold. Clear upon read. 0 : Normal 1 : TSBAT_OTP has occurred
1	TSBUS_OTP_ FLAG	0	N	N	R	Set 1 and send an INT when TSBUS lower than TSBUS_OTP threshold. Clear upon read. 0 : Normal 1 : TSBUS_OTP has occurred
0	TDIE_OTP_ ALM_FLAG	0	N	N	R	Set 1 and send an INT when TDIE is higher than TDIE_OTP_ALM threshold. Clear upon read. 0 : Normal 1 : TDIE_OTP_ALM has occurred

31

RICHTEK

Register Address : 0x12, Register Name : FLT\_MASK

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	VBAT_OVP_ MASK	0	N	Y	R/W	Masks a VBAT_OVP event to send an INT. 0 : Not masked (Default) 1 : Masked
6	IBAT_OCP_ MASK	0	N	Y	R/W	Masks an IBAT_OCP event to send an INT. 0 : Not masked (Default) 1 : Masked
5	VBUS_OVP_ MASK	0	N	Y	R/W	Masks a VBUS_OVP event to send an INT. 0 : Not masked (Default) 1 : Masked
4	IBUS_OCP_ MASK	0	N	Y	R/W	Masks an IBUS_OCP event to send an INT. 0 : Not masked (Default) 1 : Masked
3	TSBUS_ TSBAT_OTP_ ALM_MASK	0	N	Y	R/W	Masks a TSBUS_TSBAT_OTP_ALM event to send an INT. 0 : Not masked (Default) 1 : Masked
2	TSBAT_OTP_ MASK	0	N	Y	R/W	Masks a TSBAT_OTP event to send an INT 0 : Not masked (Default) 1 : Masked
1	TSBUS_OTP_ MASK	0	N	Y	R/W	Masks a TSBUS_OTP event to send an INT 0 : Not masked (Default) 1 : Masked
0	TDIE_OTP_ ALM_MASK	0	N	Y	R/W	Masks a TDIE_ALM_OTP event to send an INT. 0 : Not masked (Default) 1 : Masked

#### Register Address : 0x13, Register Name : DEVICE\_INFO

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7:4	Device Revision	0000	Ν	Ν	R	Device Revision
3:0	Device ID	1000	Ν	Ν	R	Device ID 1000 = RT9759



Register Address : 0x14, Register Name : ADC\_CTRL

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	ADC_EN	0	Y	Y	R/W	ADC control 0 : Disable (Default) 1 : Enable
6	ADC_RATE	0	N	Y	R/W	ADC conversion rate control 0 : Continuous mode (Default) 1 : 1-shot mode
5:1	Reversed	00000	NA	NA	NA	Reversed
0	IBUS_ADC_ DIS	0	N	Y	R/W	IBUS_ADC control 0 : Enable conversion (Default) 1 : Disable conversion Default for slave = 1

#### Register Address : 0x15, Register Name : ADC\_EN

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	VBUS_ADC_ DIS	0	N	Y	R/W	VBUS ADC control bit. 0 : Enable (Default) 1 : Disable Default for slave = 1
6	VAC_ADC_ DIS	0	N	Y	R/W	VBAT_ADC control bit. 0 : Enable (Default) 1 : Disable Default for slave = 1
5	VOUT_ADC_ DIS	0	N	Y	R/W	VOUT ADC control bit. 0 : Enable (Default) 1 : Disable Default for slave = 1
4	VBAT_ADC_ DIS	0	N	Y	R/W	VBAT ADC control bit. 0 : Enable (Default) 1 : Disable Default for slave = 1
3	IBAT_ADC_ DIS	0	N	Y	R/W	IBAT_ADC control bit. 0 : Enable (Default) 1 : Disable Default for slave= 1
2	TSBUS_ADC_ DIS	0	N	Y	R/W	TSBUS_ADC control bit. 0 : Enable (Default) 1 : Disable Default for Master = 1
1	TSBAT_ADC_ DIS	0	N	Y	R/W	TSBAT_ADC control bit. 0 : Enable (Default) 1 : Disable Default for Master = 1
0	TDIE_ADC_ DIS	0	N	Y	R/W	TDIE_ADC control bit. 0 : Enable (Default) 1 : Disable

### Copyright © 2020 Richtek Technology Corporation. All rights reserved.



#### Register Address : 0x16, Register Name : IBUS\_ADC1

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	Reserved	0	NA	NA	NA	Reserved
6:0	IBUS_ADC1	0000000	N	N	R	IBUS ADC high byte HSB<6:0> : 16384mA, 8192mA, 4096mA, 2048mA, 1024mA, 512mA, 256mA

#### Register Address : 0x17, Register Name : IBUS\_ADC0

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7:0	IBUS_ADC0	00000000	N	N	R	IBUS ADC low byte LSB<7:0> : 128mA, 64mA, 32mA, 16mA, 8mA, 4mA, 2mA, 1mA

#### Register Address : 0x18, Register Name : VBUS\_ADC1

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	Reserved	0	NA	NA	NA	Reserved
6:0	VBUS_ADC1	0000000	Ν	Ν	R	VBUS ADC high byte HSB<6:0> : 16384mV, 8192mV, 4096mV, 2048mV, 1024mV, 512mV, 256mV

#### Register Address : 0x19, Register Name : VBUS\_ADC0

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7:0	VBUS_ADC0	00000000	N	N	R	VBUS ADC low byte LSB<7:0> : 128mV, 64mV, 32mV, 16mV, 8mV, 4mV, 2mV, 1mV

#### Register Address : 0x1A, Register Name : VAC\_ADC1

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	Reserved	0	NA	NA	NA	Reserved
6:0	VAC_ADC1	0000000	N	N	R	VAC ADC high byte HSB<6:0> : 16384mV, 8192mV, 4096mV, 2048mV, 1024mV, 512mV, 256mV

#### Register Address : 0x1B, Register Name : VAC\_ADC0

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7:0	VAC_ADC0	00000000	Ν	Ν	R	VAC ADC low byte LSB<7:0> : 128mV, 64mV, 32mV, 16mV, 8mV, 4mV, 2mV, 1mV



#### Register Address : 0x1C, Register Name : VOUT\_ADC1

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	Reserved	0	NA	NA	NA	Reserved
6:0	VOUT_ADC1	0000000	N	Ν	R	VOUT ADC high byte HSB<6:0> : 16384mV, 8192mV, 4096mV, 2048mV, 1024mV, 512mV, 256mV

#### Register Address : 0x1D, Register Name : VOUT\_ADC0

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7:0	VOUT_ADC0	00000000	Ν	Ν	R	VOUT ADC low byte LSB<7:0> : 128mV, 64mV, 32mV, 16mV, 8mV, 4mV, 2mV, 1mV

#### Register Address : 0x1E, Register Name : VBAT\_ADC1

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	Reserved	0	NA	NA	NA	Reserved
6:0	VBAT_ADC1	0000000	N	N	R	VBAT ADC high byte HSB<6:0> : 16384mV, 8192mV, 4096mV, 2048mV, 1024mV, 512mV, 256mV

#### Register Address : 0x1F, Register Name : VBAT\_ADC0

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7:0	VBAT_ADC0	00000000	N	N	R	VBAT ADC low byte LSB<7:0> : 128mV, 64mV, 32mV, 16mV, 8mV, 4mV, 2mV, 1mV

#### Register Address : 0x20, Register Name : IBAT\_ADC1

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	Reserved	0	NA	NA	NA	Reserved
6:0	IBAT_ADC1	0000000	N	N	R	IBAT ADC high byte HSB<6:0> : 16384mA, 8192mA, 4096mA, 2048mA, 1024mA, 512mA, 256mA

#### Register Address : 0x21, Register Name : IBAT\_ADC0

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7:0	IBAT_ADC0	00000000	Ν	Ν	R	IBAT ADC low byte LSB<7:0> : 128mA, 64mA, 32mA, 16mA, 8mA, 4mA, 2mA, 1mA

Copyright © 2020 Richtek Technology Corporation. All rights reserved.



#### Register Address : 0x22, Register Name : TSBUS\_ADC1

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7:2	Reserved	000000	NA	NA	NA	Reserved
1:0	TSBUS_ADC1	00	N	Ν	R	TSBUS ADC high byte HSB<1:0> : 50%, 25%

#### Register Address : 0x23, Register Name : TSBUS\_ADC0

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7:0	TSBUS_ADC0	00000000	N	N	R	TSBUS ADC low byte LSB<7:0> : 12.5%, 6.25%, 3.125%, 1.5625%, 0.78125%, 0.39063%, 0.19531%, 0.09766%

#### Register Address : 0x24, Register Name : TSBAT\_ADC1

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7:2	Reserved	000000	NA	NA	NA	Reserved
1:0	TSBAT_ADC1	00	Ν	Ν	R	TSBAT ADC high byte HSB<1:0> : 50%, 25%

#### Register Address : 0x25, Register Name : TSBAT\_ADC0

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7:0	TSBAT_ADC0	00000000	Ν	N	R	TSBAT ADC low byte LSB<7:0> : 12.5%, 6.25%, 3.125%, 1.5625%, 0.78125%, 0.39063%, 0.19531%, 0.09766%

#### Register Address : 0x26 Register Name : TDIE\_ADC1

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7:1	Reserved	0000000	NA	NA	NA	Reserved
0	TDIE_ADC1	0	Ν	Ν	R	TDIE ADC high byte HSB<0> : 128°C

#### Register Address : 0x27 Register Name : TDIE\_ADC0

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7:0	TDIE_ADC0	00000000	Ν	Ν	R	TDIE ADC low byte LSB<7:0> : 64°C, 32°C, 16°C, 8°C, 4°C, 2°C, 1°C, 0.5°C

Copyright © 2020 Richtek Technology Corporation. All rights reserved.
### **RT9759**

#### Register Address : 0x28 Register Name : TSBUS\_OTP

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7:0	TSBUS_OTP	00010101	N	Y	R/W	TSBUS Percentage Fault Threshold TSBUS_FLT = TSBUS_FLT[7:0] x 0.19531% Default = 4.1%

#### Register Address : 0x29 Register Name : TSBAT\_OTP

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7:0	TSBAT_OTP	00010101	N	Y	R/W	TSBAT Percentage Fault Threshold TSBAT_FLT = TSBAT_FLT[7:0] x 0.19531% Default = 4.1%

Register Address : 0x2A Register Name : TDIE\_ALM

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7:0	TDIE_ALM	11001000	Ν	Y	R/W	TDIE alarm fault threshold setting TDIE_ALM = 25°C + REG[7:0] x 0.5°C Default = 125°C



Register Address : 0x2B, Register Name : REG\_CTRL

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7:5	IBUS_UCP_ TIMEOUT	111	Ν	Ν	R/W	Adjustable timeout for IBUS to rise to IBUS_UCP_RISE threshold. 000 : Timeout disabled 001 : 12.5ms 010 : 25ms 011 : 50ms 100 : 100ms 101 : 400ms 110 : 1.5s 111 : 100s (Default)
4	REG_EN	0	N	N	R/W	Enables the device to regulate the output based on VBAT_OVP and IBAT_OCP thresholds. 0 : Disable (Default) 1 : Enable
3	VOUT_OVP_ DIS	0	N	Ν	R/W	VOUT over-voltage control bit. 0 : Enable (Default) 1 : Disable
2	IBUS_UCP_ RISE_ THRESH	0	N	Ν	R/W	This bit is set the threshold IBUS_UCP_RISE threshold. The system should control the IBUS current rise to IBUS_UCP_RISE within the IBUS_UCP_TIMEOUT. 0 : 300mA rising, 150mA falling (Default) 1 : 500mA rising, 250mA falling
1	IBAT_RSEN	0	N	N	R/W	This bit selects the external battery current sense resistor value. 0 : $2m\Omega$ (Default) 1 : $5m\Omega$
0	VAC_PD_EN	0	N	Ν	R/W	VAC pull down resistor control bit. 0 : Disable (Default) 1 : Enable



Register Address : 0x2C, Register Name : REG\_THRESHOLD

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7:6	IBAT_REG	00	Ν	N	R/W	These two bits set the threshold below IBAT_OCP where the part starts regulation. 00 : 200mA below IBAT_OCP setting (Default) 01 : 300mA below IBAT_OCP setting 10 : 400mA below IBAT_OCP setting 11 : 500mA below IBAT_OCP setting
5:4	VBAT_REG	00	Ν	Ν	R/W	These two bits set the threshold below VBAT_OVP where the part starts regulation. 00 : 50mV below VBAT_OVP setting (Default) 01 : 100mV below VBAT_OVP setting 10 : 150mV below VBAT_OVP setting 11 : 200mV below VBAT_OVP setting
3	VBAT_REG_ STAT	0	N	N	R	Set 1 when VBAT_REG is active. Persists until condition is no longer valid. 0 : Normal 1 : VBAT_REG is occurring
2	IBAT_REG_ STAT	0	N	N	R	Set 1 when IBAT_REG is active. Persists until condition is no longer valid. 0 : Normal 1 : IBAT_REG is occurring
1	VDR_OVP_ STAT	0	N	N	R	Set 1 when the voltage difference between VAC and VBUS is higher than VDR_OVP threshold. Persists until condition is no longer valid. 0 : Normal 1 : VDR_OVP is occurring
0	VOUT_OVP_ STAT	0	N	N	R	Set 1 when the VOUT is higher than VOUT_OVP threshold. Persists until condition is no longer valid. 0 : Normal 1 : VOUT_OVP is occurring

RICHTEK

Register Address : 0x2D, Register Name : REG\_FLAG\_MASK

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7	VBAT_REG_ FLAG	0	N	N	R	Set 1 and send an INT when VBAT_REG has been active. Clear upon read. 0 : Normal 1 : VBAT_REG has occurred
6	IBAT_REG_ FLAG	0	N	N	R	Set 1 and send an INT when IBAT_REG has been active. Clear upon read. 0 : Normal 1 : IBAT_REG has occurred
5	VDR_OVP_ FLAG	0	N	N	R	Set 1 and send an INT when VDR_OVP has occurred. Clear upon read. 0 : Normal 1 : VDR_OVP has occurred
4	VOUT_OVP_ FLAG	0	N	N	R	Set 1 and send an INT when VOUT_OVP has occurred. Clear upon read. 0 : Normal 1 : VOUT_OVP has occurred
3	VBAT_REG_ MASK	0	N	Y	R/W	Masks an VBAT_REG event to send an INT 0 : Not masked (Default) 1 : Masked
2	IBAT_REG_ MASK	0	N	Y	R/W	Masks an IBAT_REG event to send an INT 0 : Not masked (Default) 1 : Masked
1	VDR_OVP_ MASK	0	N	Y	R/W	Masks an VDR_OVP event to send an INT 0 : Not masked (Default) 1 : Masked
0	VOUT_OVP_ MASK	0	N	Y	R/W	Masks an VOUT_OVP event to send an INT 0 : Not masked (Default) 1 : Masked

### Register Address : 0x2E, Register Name : REG\_STAT\_FLAG\_MASK

Bit	Bit Name	Default	WDT RST	REG RST	Туре	Description
7:5	Reversed	000	NA	NA	NA	Reversed
4	VBUS_LOW_ ERR_DEGLIT CH_SET	0	N	Y	R/W	This bit sets the deglitch time for VBUS_LOW_ERR 0 : 10μs (Default) 1 : 10ms
3	IBUS_UCP_ FALL_DEGLTI CH_SET	0	N	Y	R/W	This bit sets the deglitch time for VBUS_UCP_FALL 0 : 10μs (Default) 1 : 5ms
2:0	Reversed	000	NA	NA	R/W	Reversed

### **Application Information**

#### **Operation Principle**

The cap divider topology relies on a smart wall adapter to control the voltage and current of input in order to charge. Based on the cap divider topology, the 4 MOSFETs (Q1 to Q4) are used to charge and discharge flying capacitor (CFLY) alternately. The simplified circuit of cap divider is shown in Figure 1.

In period 1: When Q1 and Q3 are turned on and Q2 and Q4 are turned off, the CFLY and BAT are in series with VBUS. The BUS current is supplied to COUT and BAT directly. During this period, the voltage of CFLY can be expressed as equation 1 :

VCFLY = VBUS - VBAT ---- (1)

In period 2 : When Q1 and Q3 are turned off and Q2 and Q4 are turned on, the CFLY and BAT are in parallel. The current of BAT is only supplied by CFLY. During this period, the voltage of CFLY can be expressed as equation 2 :

VCFLY = VBAT ---- (2)

If the equation 2 is substituted into equation 1, the equation 1 can be expressed as equation 3 :

VBAT = VBUS / 2 ---- (3)

If the power dissipation of topology is ignored, the output power can be expressed as equation 4 :

VBAT x IBAT = VBUS x IBUS --- (4)

If the equation 3 is substituted into equation 4, the IBAT can be expressed as equation 5 :

IBAT = 2 x IBUS --- (5)

According to the equations above, the battery voltage is half of the input voltage and the current flow into the battery is twice the input current in cap divider topology. For the efficiency and output ripple improvement in application, the dual phase cap divider topology with phase shift 180-degree between phases are built in the RT9759.



Figure 1. Simplified Circuit of Cap Divider

#### **Charge System Introduction**

The RT9759 is a smart cap divider charger used in slave charger application. The RT9759 generates high output current with cap divider topology. Before enabling the RT9759, the host set up all of protection and alarm functions and disable main charger in power solution. The host must monitor the alarms that set up in RT9759 during high current charging period and communicate with the smart wall adapter to control the charging current flow into the battery.

The Figure 2 is the simplified charge system block. In this charge system, the switching charger is used to detect USB BC1.2 of adapter and the PD controller is used to communicate with adapter by PD protocol. Once the smart wall adapter is detected, the AP will control the switching charger and smart cap divider charger to achieve high current charging period. These devices can communicate with each other through I<sup>2</sup>C serial interface.

The charge profile of high capacity battery using switching charger and cap divider charger is shown in Figure 3. In order to achieve the charge profile, the switching charger is required to dominate pre-charge, fast charge when battery voltage is lower than system startup voltage, constant voltage and termination periods, respectively. The cap divider charger is used to achieve fast charge period. To shorten the constant voltage period, the cap divider charger is controlled to reduce the charge current by ramp step when battery voltage triggers the BAT\_OVP\_ALM.









Figure 3. Charge Profile using Switching Charger and Cap Divider Charger

While the RT9759 is charging, host needs to communicate with smart wall adapter to control the charging current provided by the RT9759. The communication flow between smart wall adapter and charge system is shown in Figure 4. In order to prevent abnormal events when charging, the RT9759 is established with many adjustable protections and alarm functions. All alarms and protections are activated in specific operation condition that are shown in Table 2 and Table 4, respectively.

**RT9759** 







#### **Device Power Up**

The device is powered by VDDA. When VDDA voltage is higher than VDDA\_UVLO Threshold, the device will start working. The VDDA voltage can be powered by either VBUS or VOUT and that is dominated by the higher voltage level.

Once the RT9759 is powered, the device will active the address detection mechanism to assign the slave address of device and configuration mode. The slave address of device and configuration mode are determined by resistance between CDRVL\_ ADDRMS pin and GND. The criteria of CDRVL pull low resistance (R<sub>CDRVL</sub>) is shown in electrical characteristics list. After address detection is finished, the host can communicate with the RT9759 by I<sup>2</sup>C serial interface. Furthermore, the reaction time during VDDA > VDDA\_UVLO to I<sup>2</sup>C release (t<sub>VDDA\_START</sub>) is around 64 msec.

The RT9759 includes a watch dog timer that is enabled by default. If the device is not read or written before watch dog timer timeout, only the ADC\_EN and CHG\_EN will be set to default value. Moreover, the watchdog timeout flag and /INT pulse will be triggered to inform the host.

If the VOUT is not higher than VOUT\_INSERT rising threshold, the charge can't be enabled. Once VOUT

exceeds VOUT\_INSERT rising threshold, the minimum allowable VOUT for enable charge is VOUT\_INSERT falling threshold. Before charge enable, the RT9759 can report ADC information while the ADC is enabled. After charge enable, the RT9759 still can report ADC information whether the ADC is enabled or not.

In order to reduce guiescent current, most of sensing circuit inside the RT9759 will be turned off after address detection is finished and ADC EN and CHG EN are disabled for 500ms. In other words, part of protections and insert function are still activated before disabling device sensing circuit. The Figure 5 shows the device power on flow with protections and insert function activation list in each state. The VBAT\_OVP, VOUT\_OVP, VBUS\_OVP, TDIE\_OTP, VBUS\_HIGH \_ERR, VBUS\_LOW\_ERR, VOUT\_INSERT and VAC\_ INSERT function are still active before sensing circuits are turned off. When the device disable sensing circuit, all of protections and VOUT\_INSERT are disabled except VAC\_INSERT. Because the VAC\_OVP function is independent circuit inside the RT9759, the activation state about VAC\_OVP is excluded in Figure 5 and the detail about VAC\_OVP will be described in protection feature section.





Figure 5. Device Power On Flow with Protections and Insert Function Activation List

## RT9759

#### 9-Channel Analog to Digital Converter

The RT9759 integrates 9-Cannel ADC conversion for users to monitor input and output status of the device. The ADC function is allowed to operate if VDDA > VDDA\_UVLO. Without this condition, the RT9759 will reset ADC\_EN to disable. The ADC function can operate in continuous mode or 1-shot mode. Users can enable ADC function and select conversion mode via  $I^2C$  serial interface control (0x0C). In continuous mode, the ADC function will convert all ADC channel and report ADC data to related registers (0x16 to 0x27) continuously. In 1-shot mode, ADC function will reset ADC\_EN bit to 0 after converting each ADC channel. Each ADC channel can be enabled or disabled via  $I^2C$  serial interface control (0x14 to 0x15). The device uses ADC conversion data to detect all alarm function, TSBAT\_OTP and TSBUS\_OTP protection. Due to this feature, the ADC function will be forced to convert each ADC channel with continuous mode and ADC cannot be controlled via register after charging. The Figure 6 is ADC function operation flow chart; Users can follow the flow chart to control ADC function. While reading the data of registers 0x16 to 0x27, high byte has to be read firstly, and then the following is low byte. Moreover, high byte and low byte have to be read with  $I^2C$  multi-byte reading method in one transmission, which is terminated with one STOP condition.



Figure 6. ADC Function Operation Flow Chart

#### **Protection Feature**

The RT9759 integrates 15 protections to protect device charging in unexpected condition. All protection activations are based on CHG\_EN and ADC\_EN bit except VAC\_OVP. Users need to set CHG\_EN or ADC\_EN bit to 1 to enable related protection. Table 2 shows the enable condition and protect method for each protection.

Protection Function	Enable Condition	Protection Method
VAC_OVP	VAC > VAC_INSERT	Turn off Q1 and Reset CHG_EN = 0
VBUS_OVP	CHG_EN = 1 or ADC_EN =1	Reset CHG_EN = 0
VBAT_OVP	CHG_EN = 1 or ADC_EN = 1	Reset CHG_EN = 0
VOUT_OVP	CHG_EN = 1 or ADC_EN =1	Reset CHG_EN = 0
IBUS_OCP	CHG_EN = 1	Reset CHG_EN = 0
IBUS_UCP	CHG_EN = 1	Reset CHG_EN = 0
IBAT_OCP	CHG_EN = 1	Reset CHG_EN = 0
TDIE_OTP	CHG_EN = 1 or ADC_EN = 1	Reset CHG_EN = 0
TSBUS_OTP	CHG_EN = 1 or ADC_EN = 1	Reset CHG_EN = 0
TSBAT_OTP	CHG_EN = 1 or ADC_EN = 1	Reset CHG_EN = 0
VDR_OVP	CHG_EN = 1	Reset CHG_EN = 0
CFLY_DIAG	CHG_EN = 1	Reset CHG_EN = 0
CON_OCP	CHG_EN = 1	Reset CHG_EN = 0
VBUS_LOW_ERR	CHG_EN = 1 (before switching) or ADC_EN = 1	Reset CHG_EN = 0
VBUS_HIGH_ERR	CHG_EN = 1 (before switching) or ADC_EN = 1	Reset CHG_EN = 0

#### Table 2. Protection Function Activation List

#### • VAC Pin Over-Voltage Protection (VAC\_OVP)

The RT9759 integrates VAC\_OVP function to monitor adaptor voltage by VAC pin and control external MOSFET by OVPGATE pin. The VAC\_OVP function is powered by VAC pin, it will be enabled if VAC voltage is higher than VAC\_INSERT. The device will provide a VOVPGATE voltage to turn on external MOSFET if VAC is higher than VAC\_INSERT for a tVAC INSERT DEG time. If the VAC voltage is higher than VAC\_OVP threshold, the device will start to turn off external MOSFET after a tVAC\_OVP\_RE time and it will turn off the external MOSFET within tvAC\_OVP\_OFF time. The Figure 7 shows the timing of VAC\_OVP function. Users should make sure the adaptor voltage will not be higher than absolute maximum rating of VAC pin and external MOSFET (prevented by external TVS or ... etc.).





Copyright © 2020 Richtek Technology Corporation. All rights reserved.

### RICHTEK

### VBUS Charge Voltage Protection (VBUS\_HIGH\_ERR and VBUS\_LOW\_ERR)

The device integrates VBUS\_HIGH\_ERR and VBUS\_LOW\_ERR to prevent users from adjusting wrong VBUS for charge. In no charge condition, if VBUS is higher than VBUS\_HIGH\_ERR threshold or VBUS lower than VBUS\_LOW\_ERR threshold, the device will force CHG\_EN bit to disable. Both of VBUS\_HIGH\_ERR and VBUS\_LOW\_ERR will be disabled after the device successfully start to charge.

### Input and Output Over-Voltage Protection (VBUS\_OVP, VOUT\_OVP, VBAT\_OVP)

The device has VBUS OVP, VBAT OVP and VOUT OVP function to detect input and output charge voltage condition. If input and output charge voltage is higher than protection threshold, the device will turn off charger and reset CHG EN to disable. The VBUS OVP function monitors VBUS voltage by VBUS pin and the VOUT\_OVP function monitors VOUT voltage by VOUT pin. In high charging current application, the EVB might have large voltage drop between the device and battery pack. For the application, the device integrates VBAT OVP to monitor differential voltage between BATP and BATN. Users should connect  $100\Omega$  with BATP and BATN to battery pack to achieve remote sense for the device. Users can adjust the protected threshold of VBUS OVP and VBAT OVP by I<sup>2</sup>C serial interface.

### • Input and Output Over-Current Protection (IBUS\_OCP, IBAT\_OCP)

The IBUS\_OCP function monitors input current via Q0. If CHG\_EN bit is enabled, the Q0 will turn on and IBUS\_OCP will start detecting input current. If the IBUS is larger than IBUS\_OCP threshold the device will stop charging and reset CHG\_EN bit to disable. The IBAT\_OCP function detect battery current via SRP and SRN pin. Users should connect a  $2m\Omega$  in series with battery pack. The SRN and SRP should connect on the resistor in parallel. The internal protector will convert the differential voltage of SRP and SRN to current value. The ratio between the differential voltage and current value can be determined by register setting. If the current value is larger than IBAT\_OCP threshold, the device will stop

charging and reset CHG\_EN to disable. Users can adjust the IBUS\_OCP and IBAT\_OCP threshold via register setting.

#### Input Under-Current Protection (IBUS\_UCP)

The device integrates IBUS\_UCP function to prevent reverse current from battery to VBUS. The IBUS UCP detect input current by Q0. The Figure 8 shows the flow chart of IBUS\_UCP, the device enables IBUS\_UCP\_RISE threshold and counting timer after start charging. Once IBUS is larger than IBUS\_UCP\_RISE threshold, the device will stop counting timer and enable IBUS\_UCP\_FALL IBUS threshold. lf the is smaller than IBUS\_UCP\_RISE and the timer already longer than IBUS UCP TIMEOUT, the device will enable IBUS\_UCP\_FALL threshold. After the device enables IBUS\_UCP\_FALL threshold, if the IBUS is smaller than IBUS\_UCP\_FALL threshold, the device will stop charging and reset CHG\_EN to disable. The Figure 9 shows IBUS\_UCP behavior in different application.









Figure 9. IBUS\_UCP Behavior in Different Application

### RICHTEK

# • Device Thermal Shutdown (TDIE\_OTP), BUS and BAT Over-Temperature Protection

The device integrates TDIE\_OTP, TSBAT\_OTP and TSBUS\_OTP to prevent system charging in overtemperature condition. The TDIE\_OTP function monitors die temperature of the device. If the die temperature is higher than TDIE\_OTP threshold, the device will stop charging and reset CHG\_EN bit to disable.

The device monitors BUS connector and battery pack temperature by the voltage of TSBUS and TSBAT pin. Users should connect resistor divider on TSBAT and TSBUS pin. Both resistor divider should be pulled up to VOUT and a negative coefficient thermistor is parallel with the low side resistor. The protection threshold of TSBUS\_OTP and TSBAT\_OTP are according to TSBUS\_ADC, TSBAT\_ADC and VOUT\_ADC data. Users should not disable TSBUS\_ADC, TSBAT\_ADC, VOUT\_ADC if TS protection is active. The protection threshold is determined by the following equation. If the TS percentage is higher than protection threshold, the device will stop charging and reset CHG\_EN to disable.



TSVBUS or TSBAT (%) =  $\frac{\frac{1}{\left(\frac{1}{R_{L}} + \frac{1}{R_{T}}\right)}}{R_{H} + \frac{1}{\left(\frac{1}{R_{L}} + \frac{1}{R_{T}}\right)}}$ 

### • Flying Capacitor Diagnose (CFLY\_DIAG)

The device integrates CFLY\_DIAG function to diagnose the health of flying capacitors. After CHG\_EN is enabled, the device starts soft-start process in t<sub>SOFT\_START</sub>. In the soft-start process, the CFLY\_DIAG function will diagnose the resistance between CFL and CFH for each phase. If the resistance is smaller than R<sub>CFLY\_DIAG</sub>, the device will

stop soft-start process and reset CHG\_EN to disable. If the device succeeds to start charging after soft-start process, the CFLY\_DIAG function will stop activating. If the CFLY is short after soft-start, the device can be protected by other protections (ex. IBUS\_OCP, VBAT\_OVP, VOUT\_OVP, CON\_OCP....).

#### Converter Over-Current Protection (CON\_OCP)

The device integrates CON\_OCP function to detect the converter operating current. If the converter operating current is larger than CON\_OCP threshold, the device will stop charging and reset CHG\_EN to disable.

### • Dropout Voltage Protection (VDR\_OVP)

When VBAT\_REG or IBAT\_REG is activated, it might cause a large voltage drop on external MOSFET. The large voltage drop might cause high power loss and a lot of heat in the system. In order to prevent the situation, the device integrates VDR\_OVP function to monitor the voltage drop between VAC and VBUS pin. If the voltage drop is higher than VDR\_OVP threshold, the device will stop charging and reset CHG\_EN to disable. The threshold of VDR\_OVP can be determined by register setting.

#### **Regulation Feature**

The device has VBAT\_REG and IBAT\_REG regulation functions to regulate instant current change and voltage change for the battery. Users can set the regulation threshold by register setting.

The VBAT\_REG function monitors differential voltage between BATP and BATN pin. If the differential voltage is higher than VBAT\_REG threshold, the device will control OVPGATE voltage to regulate charge current. IBAT\_REG function convert the differential voltage between SRN and SRP to current value. If the current value is higher than IBAT\_REG threshold, the device will control OVPGATE voltage to regulate charge current. If the regulation functions are triggered and persist for t<sub>REG\_TIMEOUT</sub>, the device will stop charging and reset CHG\_EN to disable. When regulation functions are triggered, system should adjust charging condition to prevent the device from triggering the t<sub>REG\_TIMEOUT</sub> and VDR\_OVP.

#### Alarm Feature

The device integrates 7 alarm functions for system to monitor the charge condition. The alarm functions use the ADC conversion data to monitor the charge condition. Table 3 shows the relationship between alarm functions and ADC channels, users should make sure the ADC channel is enabled when using related alarm functions. If the alarm function is triggered, the device will send an interrupt to alarm system but charger will not stop charging. The Table 4 shows the enable condition for each alarm.

Alarm Function	Related ADC Channel Need Enabled	Sense Node
VBAT_OVP_ALM	VBAT_ADC	BATP and BATN pin
IBAT_OCP_ALM	IBAT_ADC	SRP and SRN pin
IBAT_UCP_ALM	IBAT_ADC	SRP and SRN pin
VBUS_OVP_ALM	VBUS_ADC	VBUS pin
IBUS_OCP_ALM	IBUS_ADC	Q0
TDIE_OTP_ALM	TDIE_ADC	DIE temperature
TSBUS_TSBAT_OTP_ALM	TSBAT_ADC, TSBUS_ADC, VOUT_ADC	TSBAT, TSBUS, VOUT pin

Table 3. Alarm Function with	Related ADC Channel
------------------------------	---------------------

Table 4. Alarm	Function	Activation	List

Alarm Function	Enable Condition
VBUS_OVP_ALM	$CHG_EN = 1 \text{ or } ADC_EN = 1$
VBAT_OVP_ALM	CHG_EN = 1 or ADC_EN =1
IBUS_OCP_ALM	$CHG_EN = 1$
IBAT_OCP_ALM	CHG_EN = 1
IBAT_UCP_ALM	CHG_EN = 1
TDIE_OTP_ALM	CHG_EN = 1 or ADC_EN =1
TSBUS_TSBAT_OTP_ALM	CHG_EN = 1 or ADC_EN =1

### I<sup>2</sup>C serial Interface

The RT9759 integrates I<sup>2</sup>C interface for host to program charging parameter and monitor device status. The interface requires a serial clock line (SCL) and a serial data line (SDA). The host should initiate a data transfer on the bus and generates the clock signals to permit that transfer. The device operates with address 66H or 65H to receive control input from the host. The SCL and SDA pin are open drain structures. Users should connect a supply voltage via a current source or pull-up resistors on SCL and SDA. The Figure 10 shows the I<sup>2</sup>C waveform information, the data line must be stable during the high period of SCL line. The high or low state of SDA can only change when SCL line is low.







Figure 10. I<sup>2</sup>C Waveform Information

The RT9759 operates as an I<sup>2</sup>C slave device with address 66H or 65H (depends on pull low resistance of CDRVL). Every byte on SDA line must be 8 bit long. The Figure 11 shows the byte format of SDA and SCL line. All of transactions begin with a START pattern and can be terminated with a STOP pattern. After START, the master should send a slave address. The slave address is 7-bits long followed by the eighth bit as a data direction bit (R/W). The direction bit setting to 0 indicates a transmission and 1 indicates a request for data. The master should take an acknowledge bit after every byte. The master should release SDA line during the acknowledge clock pulse so the slave device can pull low the SDA line to signal the master that the byte was successfully received. The RT9759 supports multi read/write and SCL line can be up to 3.4MHz.



Copyright © 2020 Richtek Technology Corporation. All rights reserved.	is a registered trademark of Richtek Technology Corporation.			
www.richtek.com		DS9759-02	April	2020

#### Interrupt (INT), STAT, FLAG AND MASK

The INT pin is an open drain structure; users should connect a supply voltage via a current source or pull-up resistors on the pin. When the device triggers an event, the INT pin will pull low for  $t_{INT}$  to notify host. The register map shows all state, flag and control bit of the device.

When the device triggers the event with FLAG, it will send an INT signal to host and set the FLAG bit to 1. The FLAG bit can be cleared after read. The device will not send another INT signal until the FLAG is cleared and a new event occurs again. The MASK bit can disable INT pin to send a signal to host. The STAT and FLAG bit are still updated even though the MASK bit is set to 1.

The STAT bits show current statue of the device and are updated as the status change. All of STAT bits will not send INT signal to system when the STAT bit is triggered except SWITCHING\_STAT.

#### **Spread Spectrum**

The device integrated spread spectrum function for users to optimize the EMI influence on system design. The device switching frequency is decided by register 0x0B. The spectral density will concentrate on the switching frequency. Users can enable the spread spectrum function by set 0x0C register. After the spread spectrum function is enabled, the device will modulate the switching frequency for  $\pm 16\%$  to reduce the spectral density.

#### **Parallel Application**

For high capacity battery charging application, it is available to use two RT9759 in parallel architecture. The advantages of using parallel architecture are reducing cable losses, improve efficiency of charge system and cut down charging period. The high power solution that uses two RT9759 are shown in Figure 12. The address and configuration mode can be configured by CDRVL\_ADDRMS pin while device powers up.

In order to avoid unstable ripple issue while charging with parallel architecture, the RT9759 is established with synchronization function at the TSBAT\_SYNCOUT pin and BATP\_SYNCIN pin. The TSBAT\_SYNCOUT pin provides synchronization pulses with frequency equal to twice switching frequency and 50% duty cycle. The BATP\_SYNCIN pin is used to receive pulses for synchronization.

The TSBAT\_SYNCOUT pin and BATP\_SYNCIN pin are multi-function pins that depends on different configuration. While the RT9759 is set as master (RT9759\_M), the TSBAT\_SYNCOUT pin is set as synchronization output and BATP\_SYNCIN pin is set as battery positive sense. While the RT9759 is set as slave (RT9759\_S), the TSBAT\_SYNCOUT pin is set as TSBAT function and the BATP\_SYNCIN pin is set as synchronization input.

In parallel application, only master device's OVP MOSFET is used. Furthermore, the OVPGATE function and battery current sensing function are turned off in slave device. If the RT9759s are used to charge in parallel application, the slave device's OVPGATE, SRP and SRN pin can be left floating.

If parallel architecture is used, the start-up sequence should be compiled with the rules below. The RT9759 set as slave (RT9759\_S) should be enabled before host enables the RT9759 set as master (RT9759\_M) in order to achieve parallel application. The RT9759\_S will not switch until the BATP\_SYNCIN pin receives synchronization pulses provided by the RT9759\_M. The communication flow between smart wall adapter and parallel charge system is shown in Figure 13.





Figure 12. Parallel Application Circuit







#### Figure 13. System Control Flow Chart with Parallel Charge system

Copyright © 2020 Richtek Technology Corporation. All rights reserved.	RICHTEK	is a registered trademark of Richtek Technology Corporation.
DS9759-02 April 2020		www.richtek.com

57



#### **Thermal Considerations**

The junction temperature should never exceed the absolute maximum junction temperature  $T_{J(MAX)}$ , listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula :

 $\mathsf{P}_{\mathsf{D}(\mathsf{MAX})} = (\mathsf{T}_{\mathsf{J}(\mathsf{MAX})} - \mathsf{T}_{\mathsf{A}}) / \theta_{\mathsf{J}\mathsf{A}}$ 

where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction-toambient thermal resistance.

For a continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance,  $\theta_{JA}$ , is highly package dependent. For a WL-CSP-56B 3.35x3.35 (BSC) package, the thermal resistance,  $\theta_{JA}$ , is 24°C/W on a standard JEDEC 51-7 high effective-thermal-conductivity four-layer test board. The maximum power dissipation at  $T_A = 25$ °C can be calculated below :

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (24^{\circ}C/W) = 4.16W$  for a WL-CSP-56B 3.35x3.35 (BSC) package.

The maximum power dissipation depends on the operating ambient temperature for the fixed  $T_{J(MAX)}$  and the thermal resistance,  $\theta_{JA}$ . The derating curves in Figure 14 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.



Figure 14. Derating Curve of Maximum Power Dissipation

#### Layout Considerations

The RT9759 layout guidelines are recommended as below :

- Place low ESR bypass capacitor to GND for PMID/VOUT/ VBUS pin. The bypass capacitor needs to be placed as close as possible to RT9759.
- The capacitor of AVDD/CDRVL/CDRVH\_ADDR should be placed as close as possible to RT9759.
- Place flying caps with the RT9759 on same layer. The flying caps should be placed as close as possible to the RT9759. The path of flying caps should be as small as possible.
- The VBUS and VOUT traces should be as wide as possible to accommodate high charge current.
- Place differential line for VBATP/VBATN and SRP/SRN. Do not route the differential line across power pad especially the flying caps.

			0603C		••	VOUT	•••		
	0402C		0603C			0603C			
GND 0402C	CORVE MS CORVH TSBUS SDA AVDD PMD	CFH1 CFH1	VOUT CFL1	GND GND	н G				
VBUS	SCL VBUS PMID	CFH1 CFH1	VOUT CFL1	GND GND	F				
0603C	VBUS PMID	CFH2 CFH2 CFH2	VOUT CF12 VOUT CF12 VOUT CF12	GND GND GND	D C B				
••	BATP SWOID 7 6 5	CFH2	VOUT         CFL2           3         2	GND	A				
GND 060			06 <mark>03C</mark>		_	0603C			
			06 <mark>03C</mark>		• •	VOUT			
			0603C					TOP Layer	
								Inner Layer1 Inner Layer2 Bottom Layer	



### **RT9759**





### **Outline Dimension**



Symbol	Dimensions	In Millimeters	Dimensions In Inches			
Symbol	Min	Max	Min	Max		
A	0.500	0.600	0.020	0.024		
A1	0.170	0.230	0.007	0.009		
b	0.240	0.300	0.009	0.012		
D	3.310	3.390	0.130	0.133		
D1	2.8	300	0.110			
E	3.310	3.390	0.130	0.133		
E1	2.4	400	0.094			
е	0.4	100	0.016			

56B WL-CSP 3.35x3.35 Package (BSC)

### **Footprint Information**



Package	Number of	Type	Footp	Toloropoo		
	Pin	Туре	е	А	В	Tolerance
WL-CSP3.35x3.35-56(BSC)	56	NSMD	0.400	0.240	0.340	±0.025
	56	SMD		0.270	0.240	

### **Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

#### RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2020 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.