

# High Voltage Synchronous Rectified Triple Channel Buck MOSFET Driver for Notebook Computer

## **General Description**

The RT9628A is a high frequency, triple Channel driver specifically designed to drive two power N-MOSFETs in each channel of a synchronous-rectified Buck converter topology. It is especially suited for mobile computing applications that require high efficiency and excellent thermal performance. This driver, combined with Richtek's series of multi-phase Buck PWM controllers, provides a complete core voltage regulator solution for advanced microprocessors.

The drivers are capable of driving a 3nF load with fast rising/falling time and fast propagation delay. This device implements bootstrapping on the upper gates with only a single external capacitor. This reduces implementation complexity and allows the use of higher performance, cost effective, N-MOSFETs. Adaptive shoot through protection is integrated to prevent both MOSFETs from conducting simultaneously.

## **Features**

- Triple Channel Driver
- Each Channel Drives Two N-MOSFETs
- Adaptive Shoot-Through Protection
- ullet 0.5 $\Omega$  On-Resistance, 4A Sink Current Capability
- Supports High Switching Frequency
- Tri-State PWM Input for Power Stage Shutdown
- Output Disable Function
- Integrated Boost Switch
- Low Bias Supply Current
- VCC POR Feature Integrated


## **Applications**

- Core Voltage Supplies for Intel<sup>®</sup> / AMD<sup>®</sup> Mobile Microprocessors
- High Frequency Low Profile DC/DC Converters
- High Current Low Output Voltage DC/DC Converters
- High Input Voltage DC/DC Converters

## **Marking Information**

00=YM DNN 00= : Product Code YMDNN : Date Code

## **Simplified Application Circuit**



## **Ordering Information**

RT9628A □ □

Package Type

QW: WQFN-24L 4x4 (W-Type) (Exposed Pad-Option 1)

Lead Plating System


G: Green (Halogen Free and Pb Free)

#### Note:

Richtek products are:

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.

# **Pin Configurations**




## **Functional Pin Description**

Pin No.	Pin Name	Pin Function		
1, 17, 21	PHASE2, PHASE3, PHASE1	Switch Nodes. Connect these pins to the Sources of the high side MOSFETs and the Drains of the low side MOSFETs. These pins provide return paths for the high side gate drivers.		
3, 16, 20	UGATE2, UGATE3, UGATE1	High Side Gate Drive Outputs. Connect to the gates of high side power N-MOSFETs.		
4, 15, 19	BOOT2, BOOT3, BOOT1	Bootstrap Supply for High Side Gate Drives. Connect the bootstrap capacitors between these pins and the PHASEx pins. The bootstrap capacitors provide the charge to turn on the high side MOSFETs.		
8, 9, 11	PWM2, PWM1, PWM3	Control Inputs for Drivers. The PWM signal can enter three distinct states during operation. Connect these pins to the PWM outputs of the controller. The PWM signal must be driving after EN signal then $60\mu$ s.		
10	EN	Enable Control Input. When pulling low, both UGATEx and LGATEx are driven low and the normal operation is disabled.		
18, 22, 24	LGATE3, LGATE1, LGATE2	Low Side Gate Drive Outputs. Connect to the Gates of the low side power N-MOSFETs.		
23	VCC	Supply Voltage Input. Connect this pin to a 5V bias supply. Place a high quality bypass capacitor from this pin to GND.		
25 (Exposed Pad)	GND	Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.		

www.richtek.com



## **Function Block Diagram**



## **Operation**

#### **POR (Power On Reset)**

POR block detects the voltage at the VCC pin. When the VCC pin voltage is higher than POR rising threshold, POR pin output voltage (POR output) is high. The POR output is low when VCC is not higher than POR rising threshold. When the POR pin voltage is high, UGATEx and LGATEx can be controlled by PWMx input voltage. If the POR pin voltage is low, both UGATEx and LGATEx will be pulled to low.

#### **Tri-State Detect**

When both POR output and ENx pin voltages are high, UGATEx and LGATEx can be controlled by PWMx input. There are three PWMx input modes which are high, low, and shutdown state. If PWMx input is within the shutdown window, both UGATEx and LGATEx outputs are low. When PWMx input is higher than its rising threshold, UGATEx is high and LGATEx is low. When PWMx input is lower than its falling threshold, UGATEx is low and LGATEx is high.

#### **Control Logic**

Control logic block detects whether high side MOSFET is turned off by monitoring (UGATEx – PHASEx) voltages below 1.1V or phase voltage below 2V. To prevent the overlap of the gate drives during the UGATEx pull low and the LGATEx pull high, low side MOSFET can be turned on only after high side MOSFET is effectively turned off.

#### **Shoot-Through Protection**

Shoot-through protection block implements the dead-time when both high side and low side MOSFETs are turned off. With shoot-through protection block, high side and low side MOSFETs are never turned on simultaneously. Thus, shoot-through between high side and low side MOSFETs is prevented.



<b>Absolute</b>	Maximum	Ratings	(Note 1)
-----------------	---------	---------	----------

• Supply Voltage, VCC	0.3V to 6V
• BOOTx to PHASEx	0.3V to 6V
PHASEx to GND	
DC	0.3V to 32V
< 20ns	8V to 38V
UGATEx to PHASEx	
DC	0.3V to 6V
< 20ns	5V to 7.5V
LGATEx to GND	
DC	0.3V to 6V
< 20ns	2.5V to 7.5V
• PWMx, EN to GND	0.3V to 6V
• Power Dissipation, P <sub>D</sub> @ T <sub>A</sub> = 25°C	
WQFN-24L 4x4	- 3.57W
Package Thermal Resistance (Note 2)	
WQFN-24L 4x4, θ <sub>JA</sub>	- 28°C/W
WQFN-24L 4x4, $\theta_{JC}$	- 7°C/W
• Junction Temperature	- 150°C
• Lead Temperature (Soldering, 10 sec.)	
Storage Temperature Range	
• ESD Susceptibility (Note 3)	
HBM (Human Body Model)	- 2kV
Recommended Operating Conditions (Note 4)	
Input Voltage VIN	1 E\/ to 26\/

•	input voitage, vin	4.5V to 26V
•	Supply Voltage, VCC	4.5V to 5.5V
•	Ambient Temperature Range	–40°C to 85°C
•	Junction Temperature Range	-40°C to 125°C

## **Electrical Characteristics**

( $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ , unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit		
VCC Supply Current	VCC Supply Current							
Quiescent Current	IQ	PWM Pin Floating, V <sub>EN</sub> = 3.3V		150		μΑ		
Shutdown Current	I <sub>SHDN</sub>	V <sub>EN</sub> = 0V, PWM = 0V		0	5	μΑ		
	V <sub>PORH</sub>	VCC POR Rising		3.85	4.1	V		
VCC Power On Reset (POR)	V <sub>PORL</sub>	VCC POR Falling	3.4	3.65		V		
(* 5)	V <sub>PORHYS</sub>	Hysteresis		200	-	mV		
Internal BOOT Switch								
Internal Boot Switch On Resistance RBOOT		VCC to BOOT, 10mA			80	Ω		



Parameter		Symbol	Test Conditions	Min	Тур	Max	Unit
PWMx Input							
Input Current			V <sub>PWM</sub> = 5V		174		μΑ
		I <sub>PWM</sub>	V <sub>PWM</sub> = 0V		-174		
PWMx Tri-State Risin	g Threshold	V <sub>PWMH</sub>		3.5	3.8	4.1	V
PWMx Tri-State Fallir	ng Threshold	V <sub>PWML</sub>		0.7	1	1.3	V
Tri-State Shutdown H	old-off Time	t <sub>SHD_Tri</sub>		100	175	250	ns
EN Input				•			
EN11 ()/ ()	Logic-High	V <sub>ENH</sub>		2			.,
EN Input Voltage	Logic-Low	V <sub>ENL</sub>				0.5	V
Switching Time						!	
UGATEx Rise Time		tugater	3nF load		8		ns
UGATEx Fall Time		tugatef	3nF load		8		ns
LGATEx Rise Time		t <sub>LGATEr</sub>	3nF load		8		ns
LGATEx Fall Time		t <sub>LGATEf</sub>	3nF load		4		ns
UGATEx Turn-Off Pro	opagation	t <sub>PDLU</sub>	Outputs Unloaded		35		ns
LGATEx Turn-Off Propagation Delay		t <sub>PDLL</sub>	Outputs Unloaded		35		ns
UGATEx Turn-On Propagation Delay		t <sub>PDHU</sub>	Outputs Unloaded		20		ns
LGATEx Turn-On Propagation Delay		t <sub>PDHL</sub>	Outputs Unloaded		20		ns
UGATEx/LGATEx Tri-State Propagation Delay		t <sub>PTS</sub>	Outputs Unloaded		35		ns
Output							
UGATEx Driver Source Resistance		RUGATEsr	100mA Source Current		1		Ω
UGATEx Driver Source Current		lugatesr	Vugate - Vphase = 2.5V		2		Α
UGATEx Driver Sink Resistance		R <sub>UGATEsk</sub>	100mA Sink Current		1		Ω
UGATEx Driver Sink Current		I <sub>UGATEsk</sub>	Vugate - Vphase = 2.5V		2		Α
LGATEx Driver Source Resistance		R <sub>LGATEsr</sub>	100mA Source Current		1		Ω
LGATEx Driver Source Current		I <sub>LGATEsr</sub>	V <sub>LGATE</sub> = 2.5V		2		Α
LGATEx Driver Sink Resistance		RLGATEsk	100mA Sink Current		0.5		Ω
LGATEx Driver Sink Current		I <sub>LGATEsk</sub>	V <sub>LGATE</sub> = 2.5V		4		Α


- **Note 1.** Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 2.  $\theta_{JA}$  is measured at  $T_A = 25^{\circ}C$  on a high effective thermal conductivity four-layer test board per JEDEC 51-7.  $\theta_{JC}$  is measured at the exposed pad of the package.
- **Note 3.** Devices are ESD sensitive. Handling precaution recommended. The human body mode is a 100pF capacitor is charged through a  $1.5k\Omega$  resistor into each pin.
- Note 4. The device is not guaranteed to function outside its operating conditions.

Copyright ©2014 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

DS9628A-00 October 2014 www.richtek.com





## **Typical Application Circuit**








## **Typical Operating Characteristics**

















Copyright ©2014 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

DS9628A-00 October 2014 www.richtek.com











## **Application Information**

#### Supply Voltage and Power On Reset

The RT9628A is designed to drive three sets of both high side and low side N-MOSFETs through three externally input PWMx control signals. Connect 5V to VCC to power on the RT9628A. A minimum 1µF ceramic capacitor is recommended to bypass the supply voltage. Place the bypassing capacitor physically near the IC. The Power On Reset (POR) circuit monitors the supply voltage at the VCC pin. If VCC exceeds the POR rising threshold voltage, the controller resets and prepares for operation. UGATEx and LGATEx are held low before VCC is above the POR rising threshold.

#### **Enable and Disable**

The RT9628A includes an EN pin for sequence control. When the EN pin rises above the V<sub>ENH</sub> trip point, the RT9628A begins a new initialization and follows the PWMx command to control the UGATEx and LGATEx. When the EN pin falls below the V<sub>ENL</sub> trip point, the RT9628A shuts down and keeps UGATEx and LGATEx low.

#### **Three State PWM Input**

After initialization, the PWMx signal takes over the control. The rising PWMx signal first forces the LGATEx signal low and then allows the UGATEx signal to go high right after a non-overlapping time to avoid shoot-through current. In contrast, the falling PWMx signal first forces UGATEx to go low. When the UGATEx or PHASEx signal reach a predetermined low level, LGATEx signal is then allowed to go high. The PWM signal must be driving after EN signal then 60µs.

#### **Non-overlap Control**

To prevent the overlap of the gate drives during the UGATEx pull low and the LGATEx pull high, the non-overlap circuit monitors the voltages at the PHASEx node and high side gate drive (UGATEx - PHASEx). When the PWMx input signal goes low, UGATEx begins to pull low (after propagation delay). Before LGATEx can pull high, the nonoverlap protection circuit ensures that the monitored (UGATEx - PHASEx) voltages have gone below 1.1V or phase voltage is below 2V. Once the monitored voltages fall below the threshold, LGATEx begins to turn high. By waiting for the voltages of the PHASEx pin and high side gate drive to fall below their threshold, the non-overlap protection circuit ensures that UGATEx is low before LGATEx pulls high.

Also to prevent the overlap of the gate drives during LGATEx pull low and UGATEx pull high, the non-overlap circuit monitors the LGATEx voltage. When LGATEx go below 1.1V, UGATEx is allowed to go high.

#### **Driving Power MOSFETs**

The DC input impedance of the power MOSFET is extremely high. The gate draws the current only for few nano-amperes. Thus, once the gate has been driven up to "ON" level, the current could be negligible.

However, the capacitance at the Gate to Source terminal should be considered. It requires relatively large currents to drive the Gate up and down rapidly. It is also required to switch drain current on and off with the required speed. The required gate drive currents are calculated as follows.




Figure 1. Equivalent Circuit and Associated Waveforms

In Figure 1, the current  $I_{g1}$  and  $I_{g2}$  are required to move the gate up to 5V. The operation consists of charging C<sub>qd1</sub>,  $C_{gd2}$  ,  $C_{gs1}$  and  $C_{gs2}$ .  $C_{gs1}$  and  $C_{gs2}$  are the capacitors from Gate to Source of the high side and the low side power MOSFETs, respectively. In general data sheets, the C<sub>qs1</sub> and Cgs2 are referred as "Ciss" which are the input capacitors. C<sub>qd1</sub> and C<sub>qd2</sub> are the capacitors from Gate to Drain of the high side and the low side power MOSFETs, respectively and referred to the data sheets as "Crss" the reverse transfer capacitance. For example, t<sub>r1</sub> and t<sub>r2</sub> are the rising time of the high side and the low side power MOSFETs respectively, the required current I<sub>gs1</sub> and I<sub>gs2</sub>, are shown as below:

$$I_{gs1} = C_{gs1} \frac{dV_{g1}}{dt} = \frac{C_{gs1} x 5}{t_{r1}}$$
 (1)

$$I_{gs2} = C_{gs1} \frac{dV_{g2}}{dt} = \frac{C_{gs1} \times 5}{t_{r2}}$$
 (2)

Before driving the Gate of the high side MOSFET up to 5V, the low side MOSFET has to be off; the high side MOSFET is turned off before the low side is turned on. From Figure 1, the body diode "D<sub>2</sub>" had been turned on before high side MOSFETs turned on.

$$I_{gd1} = C_{gd1} \frac{dV}{dt} = C_{gd1} \frac{5}{t_{r1}}$$
 (3)

Before the low side MOSFET is turned on, the Cgd2 have been charged to  $V_{\text{IN}}.$  Thus, as  $C_{\text{gd2}}$  reverses its polarity and g<sub>2</sub> is charged up to 5V, the required current is :

$$I_{gd2} = C_{gd2} \frac{dV}{dt} = C_{gd2} \frac{Vi + 5}{t_{r2}}$$
 (4)

It is helpful to calculate these currents in a typical case. Assume a synchronous rectified Buck converter, input voltage  $V_{IN} = 12V$ ,  $V_{g1} = V_{g2} = 5V$ . The high side MOSFET is PHB83N03LT whose  $C_{iss} = 1660pF$ ,  $C_{rss} = 380pF$ , and  $t_r$  = 14ns. The low side MOSFET is PHB95N03LT whose  $C_{iss}$  = 2200pF,  $C_{rss}$  = 500pF and  $t_r$  = 30ns, from the equation (1) and (2) we can obtain:

$$I_{gs1} = \frac{1660 \times 10^{-12} \times 5}{14 \times 10^{-9}} = 0.593 \quad (A)$$
 (5)

$$I_{gs2} = \frac{2200 \times 10^{-12} \times 5}{30 \times 10^{-9}} = 0.367 \quad (A)$$
 (6)

from equation. (3) and (4)

$$I_{gd1} = \frac{380 \times 10^{-12} \times 5}{14 \times 10^{-9}} = 0.136 \text{ (A)}$$

$$I_{gd2} = \frac{500 \times 10^{-12} \times (12 + 5)}{30 \times 10^{-9}} = 0.283 \text{ (A)}$$

the total current required from the gate driving source can be calculated as following equations:

$$I_{a1} = I_{as1} + I_{ad1} = (0.593 + 0.136) = 0.729$$
 (A) (9)

$$I_{o2} = I_{os2} + I_{od2} = (0.367 + 0.283) = 0.65$$
 (A) (10)

By a similar calculation, we can also get the sink current required from the turned off MOSFET.

#### Select the Bootstrap Capacitor

Figure 2 shows part of the bootstrap circuit of the RT9628A. The V<sub>CB</sub> (the voltage difference between BOOTx and PHASEx on RT9628A) provides a voltage to the Gate of the high side power MOSFET. This supply needs to be ensured that the MOSFET can be driven. For this, the capacitance C<sub>B</sub> has to be selected properly. It is determined by following constraints.




Figure 2. Part of Bootstrap Circuit of RT9628A

In practice, a low value capacitor C<sub>B</sub> will lead to the over charging that could damage the IC. Therefore, to minimize the risk of overcharging and to reduce the ripple on V<sub>CB</sub>, the bootstrap capacitor should not be smaller than 0.1 µF, and the larger the better. In general design, using 1µF can provide better performance. At least one low ESR capacitor should be used to provide good local de-coupling. It is recommended to adopt a ceramic or tantalum capacitor.



#### **Thermal Considerations**

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction to ambient thermal resistance.

For recommended operating condition specifications, the maximum junction temperature is 125°C. The junction to ambient thermal resistance,  $\theta_{JA}$ , is layout dependent. For WQFN-24L 4x4 package, the thermal resistance,  $\theta_{JA}$ , is 28°C/W on a standard JEDEC 51-7 four-layer thermal test board. The maximum power dissipation at  $T_A=25^{\circ}C$  can be calculated by the following formula :

$$P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (28^{\circ}C/W) = 3.57W$$
 for WQFN-24L 4x4 package

The maximum power dissipation depends on the operating ambient temperature for fixed  $T_{J(MAX)}$  and thermal resistance,  $\theta_{JA}$ . The derating curve in Figure 3 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 3. Derating Curve of Maximum Power Dissipation

#### **Layout Considerations**

Figure 4 shows the schematic circuit of a synchronous Buck converter to implement the RT9628A.





Figure 4. Synchronous Buck Converter Circuit

When layout the PCB, it should be very careful. The power circuit section is the most critical one. If not configured properly, it will generate a large amount of EMI. The junction of  $Q_{UGx}$ ,  $Q_{LGx}$ , Lx should be very close.

Next, the trace from UGATEx, and LGATEx should also be short to decrease the noise of the driver output signals. PHASEx signals from the junction of the power MOSFET, carrying the large gate drive current pulses, should be as heavy as the gate drive trace. The bypass capacitor C1 should be connected to GND directly. Furthermore, the bootstrap capacitors (C<sub>B</sub>) should always be placed as close to the pins of the IC as possible.



### **Outline Dimension**



Note: The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Symbol		Dimensions I	n Millimeters	Dimensions In Inches		
		Min	Max	Min	Max	
	Α	0.700	0.800	0.028	0.031	
	A1	0.000	0.050	0.000	0.002	
	A3	0.175	0.250	0.007	0.010	
	b	0.180	0.300	0.007	0.012	
D		3.950	4.050	0.156	0.159	
D2	Option 1	2.400	2.500	0.094	0.098	
DZ	Option 2	2.650	2.750	0.104	0.108	
	E	3.950	4.050	0.156	0.159	
E2	Option 1	2.400	2.500	0.094	0.098	
	Option 2	2.650	2.750	0.104	0.108	
е		0.5	500	0.0	)20	
L		0.350	0.450	0.014	0.018	

W-Type 24L QFN 4x4 Package

#### **Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.