

# 2-5 Series Cell Fuel Gauge with Integrated Protector Solution for Li-Ion Battery Packs


## 1 General Description

The RT9440 device is a highly accurate and integrated, 2-to-5-series-cell fuel gauge and protection solution, with autonomous cell balancing, protection and charger control.

The RT9440 integrates highly accurate analog peripherals, measures and maintains an accurate record of available capacity, voltage, current, and temperature. The RT9440 reports the battery pack parameters to the system host controller via the SMBus interface.

The recommended junction temperature range spans from -40°C to 125°C, while the ambient temperature range extends from -40°C to 85°C.

## 2 Ordering Information



**Note 1.**

Richtek products are Richtek Green Policy compliant and marked with <sup>(1)</sup> indicates compatible with the current requirements of IPC/JEDEC J-STD-020.


## 3 Applications

- Notebooks
- Power Tools
- Drones
- Tablets
- UPS/Battery Backup Systems
- Medical Equipment
- Handheld Vacuum Cleaners and Vacuum Robots

## 4 Features

- State of Charge (SOC) Calculated by VoltaicGauge™ with Current Sensing (VGCS)
- Voltage Measurement: ±3mV
- Current Measurement: ±0.5%
- Battery Temperature Measurement: ±1°C (T<sub>A</sub> = 0°C to 45°C)
- Hardware Current Protection: ±1mV
- Autonomous Cell Balance
- Configurable Protection Levels and Delay Times for Voltage, Temperature, and Current Protection
- Support Both Voltage-Base and SOC-Base Cell Balance
- 1.5V to 3.3V Configurable VOUT Power Supply
- High-Side N-Channel FET Drivers
- Auxiliary Overcurrent Protection by High-Side N-Channel FET Drop Voltage
- Low Power Consumption
  - Normal Mode: 240µA
  - Sleep Mode Options: 70µA to 125µA
  - Deep Sleep Mode: 30µA
  - Shutdown Mode: 1.6µA
- Low Value Sense Resistor: 0.5mΩ to 10mΩ
- SHA-1/SHA-256/ECC Authentication
- Hardware Load and Charger Detection
- Support Intel® Dynamic Battery Power Technology (DBPT V2.0)
- Support Battery Trip Point (BTP)
- Lifetime Data Log and Black Box Recorder
- LED Display Driver Pins with Scan Function
- FUSE Driver
- Support up to 1MHz SMBus Interface
- IATA Support
- 32 Pin VQFN Package with 0.4mm Pitch


## 5 Marking Information




JT=: Product Code  
YMDAN: Date Code

## 6 Simplified Application Circuit

### 6.1 4-cell Application Circuit



6.2 5-cell Application Circuit




## Table of Contents

<b>1</b>	<b>General Description</b> .....	<b>1</b>	17.15	FUSE Driver .....	31
<b>2</b>	<b>Ordering Information</b> .....	<b>1</b>	17.16	PTC Permanent Failure.....	31
<b>3</b>	<b>Applications</b> .....	<b>1</b>	17.17	Battery Trip Point (BTP) .....	31
<b>4</b>	<b>Features</b> .....	<b>1</b>	17.18	Emergency Shutdown .....	31
<b>5</b>	<b>Marking Information</b> .....	<b>1</b>	17.19	System Present Operation .....	32
<b>6</b>	<b>Simplified Application Circuit</b> .....	<b>2</b>	17.20	2-Series, 3-Series, 4-Series, or 5-Series Cell Configuration .....	32
	6.1 4-cell Application Circuit.....	2	17.21	Communication .....	32
	6.2 5-cell Application Circuit.....	3	17.22	SMBus On and Off State.....	32
<b>7</b>	<b>Pin Configuration</b> .....	<b>5</b>	17.23	SBS Commands.....	32
<b>8</b>	<b>Functional Pin Description</b> .....	<b>5</b>	17.24	Authentication.....	32
<b>9</b>	<b>Functional Block Diagram</b> .....	<b>7</b>	17.25	Cell Voltage Measurement Circuit .....	32
<b>10</b>	<b>Pin Block Diagram</b> .....	<b>8</b>	17.26	Current Measurement Circuit .....	33
<b>11</b>	<b>Absolute Maximum Ratings</b> .....	<b>11</b>	17.27	External Temperature Measurement Circuit ...	33
<b>12</b>	<b>Recommended Operating Conditions</b> .....	<b>12</b>	17.28	PACK Detection Circuit .....	34
<b>13</b>	<b>Electrical Characteristics</b> .....	<b>12</b>	17.29	PBI Capacitor .....	34
<b>14</b>	<b>Timing Diagram</b> .....	<b>22</b>	17.30	High-Side NMOS FETs and PMOS FET Control Circuit.....	34
<b>15</b>	<b>Typical Application Circuit</b> .....	<b>23</b>	17.31	Fuse Pin Control Circuit .....	35
<b>16</b>	<b>Typical Operating Characteristics</b> .....	<b>24</b>	17.32	PTC Over-Temperature Detection Circuit.....	36
<b>17</b>	<b>Application Information</b> .....	<b>25</b>	17.33	LEDs Control Circuit.....	36
	17.1 Fuel Gauge .....	25	17.34	VOUT Circuit .....	36
	17.2 Power Mode.....	25	17.35	SMBus Circuit.....	36
	17.3 Measurement .....	26	17.36	System Present Circuit.....	37
	17.4 Primary (1 <sup>st</sup> Level) Safety Features.....	26	17.37	Thermal Considerations .....	37
	17.5 Secondary (2 <sup>nd</sup> Level) Safety Features .....	27	17.38	Layout Considerations.....	38
	17.6 Charge Control.....	28	<b>18</b>	<b>Outline Dimension</b> .....	<b>44</b>
	17.7 Cell Balancing Control.....	29	<b>19</b>	<b>Footprint Information</b> .....	<b>45</b>
	17.8 Auxiliary LDO Provides Two Features.....	29	<b>20</b>	<b>Packing Information</b> .....	<b>46</b>
	17.9 Load Detection and Charger Detection .....	29		20.1 Tape and Reel Data.....	46
	17.10 Black Box Recorder .....	30		20.2 Tape and Reel Packing .....	47
	17.11 Lifetime Data Log.....	30		20.3 Packing Material Anti-ESD Property.....	48
	17.12 Intel® Dynamic Battery Power Technology (DBPT V2.0) .....	31	<b>21</b>	<b>Datasheet Revision History</b> .....	<b>49</b>
	17.13 IATA Support .....	31			
	17.14 LED Display .....	31			

**7 Pin Configuration**

(TOP VIEW)




VQFN-32L 4x4

**8 Functional Pin Description**


Pin No.	Pin Name	Pin Function
1	PBI	Power backup pin.
2	VC4	The voltage input pin is for the 4 <sup>th</sup> cell. The balance current input is for the 4th cell.
3	VC3	The voltage input pin is for the 3 <sup>rd</sup> cell. The balance current input is for the 3rd cell and return the balance current for the 4 <sup>th</sup> cell.
4	VC2	The voltage input pin is for the 2 <sup>nd</sup> cell. The balance current input is for the 2nd cell and return the balance current for the 3 <sup>rd</sup> cell.
5	VC1	The voltage input pin is for the 1 <sup>st</sup> cell. The balance current input is for the 1st cell and return the balance current for the 2 <sup>nd</sup> cell.
6	CSN	Battery current sensing negative input.
7	TS5 or IO2	Temperature sensor 5 measurement input pin, or multi-function GPIO.
8	CSP	Battery current sensing positive input.
9	VSS	Ground.
10	TS1 or IO1	Temperature sensor 1 measurement input pin, or multi-function GPIO.
11	TS2	Temperature sensor 2 measurement input pin.
12	TS3	Temperature sensor 3 measurement input pin.

Pin No.	Pin Name	Pin Function
13	TS4 or VOUT	Temperature sensor 4 measurement input pin or it can be used as the power supply for VOUT.
14, 29	NC	There is no internal connection.
15	BTP_INT	Battery Trip Point (BTP) interrupt output pin. It should be connected to VSS if it is not being used.
16	$\overline{\text{PRES}}$ or SHUTDN	Host system present input for removable battery pack or emergency shutdown for non-removable battery pack input pin. No need external pull up resistor. It should be connected to VSS if it is not being used.
17	$\overline{\text{DISP}}$	This pin is used to control the LED display It should be connected to VSS if it is not being used.
18	SMBD	SMBus data pin.
19	SMBC	SMBus clock pin.
20	LEDCTLA	LED display segment that drives the external LEDs. It should be left unconnected if not being used.
21	LEDCTLB	LED display segment that drives the external LEDs. It should be left unconnected if not being used.
22	LEDCTLC	LED display segment that drives the external LEDs. It should be left unconnected if not being used.
23	PTC	Safety PTC thermistor input pin. To disable, connect both PTC and PTCEN to VSS.
24	PTCEN	Safety PTC thermistor enable input pin. Connect to BAT. To disable, connect both PTC and PTCEN to VSS.
25	FUSE	Fuse drive output pin. It should be connected to VSS if it is not being used.
26	VCC	Secondary power supply input pin.
27	PACK	Pack sense input pin.
28	DSG	N-Channel FET drive output pin for discharge FET control.
30	PCHG	PMOS pre-charge FET drive output pin.
31	CHG	N-Channel FET drive output pin for charge FET control.
32	BAT	Primary power supply input pin. The voltage input pin is for the 5 <sup>th</sup> cell. The balance current input is for the 5 <sup>th</sup> cell.


9 Functional Block Diagram




## 10 Pin Block Diagram









## 11 Absolute Maximum Ratings

(Note 2)

- Supply Voltage on VCC, PBI Pin to VSS ----- -0.3V to 30V
- Input Voltage on PACK,  $\overline{\text{PRES}}$ , BTP\_INT,  $\overline{\text{DISP}}$  to VSS ----- -0.3V to 30V
- Input Voltage on SMB, SMBD to VSS ----- -0.3V to 30V
- Input Voltage on PTC, PTCEN, LEDCNTLA, LEDCNTLB, LEDCNTLC to VSS ----- -0.3V to 30V
- Input Voltage on CSP, CSN to VSS ----- -0.3V to 0.3V
- Input Voltage on BAT ----- VC4 - 0.3V to VC4 + 8.5V or VSS + 30V
- Input Voltage on VC4 ----- VC3 - 0.3V to VC3 + 8.5V or VSS + 30V
- Input Voltage on VC3 ----- VC2 - 0.3V to VC2 + 8.5V or VSS + 30V
- Input Voltage on VC2 ----- VC1 - 0.3V to VC1 + 8.5V or VSS + 30V
- Input Voltage on VC1 ----- VSS - 0.3V to VSS + 8.5V or VSS + 30V
- Input Voltage on BAT to PACK (5 Cells Connection) ----- VPACK - 0.3V to VPACK + 8.5V
- Input Voltage on VC4 to PACK (4 Cells Connection) ----- VPACK - 0.3V to VPACK + 8.5V
- Output on CHG, DSG to VSS ----- -0.3V to 36V
- Output on PCHG, FUSE to VSS ----- -0.3V to 30V
- Input Voltage on TS1, TS2, TS3, TS4, TS5 to VSS ----- -0.3V to 5.5V
- Functional Temperature ----- -40°C to 85°C
- Power Dissipation, P<sub>D</sub> @ T<sub>A</sub> = 25°C  
 VQFN-32L 4x4 ----- 3.59W
- Package Thermal Resistance (Note 3)  
 VQFN-32L 4x4,  $\theta_{JA}$  ----- 27.8°C/W  
 VQFN-32L 4x4,  $\theta_{JC}$  ----- 4.6°C/W
- Lead Temperature (Soldering, 10 sec.) ----- 260°C
- Junction Temperature ----- 150°C
- Storage Temperature Range ----- -65°C to 150°C
- ESD Susceptibility (Note 4)  
 HBM (Human Body Model) ----- 2kV

**Note 2.** Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

**Note 3.**  $\theta_{JA}$  is measured under natural convection (still air) at T<sub>A</sub> = 25°C with the component mounted on a high effective-thermal-conductivity four-layer test board on a JEDEC 51-7 thermal measurement standard.  $\theta_{JC}$  is measured at the bottom of the package.

**Note 4.** Devices are ESD sensitive. Handling precautions are recommended.

## 12 Recommended Operating Conditions

(Note 5)

- Voltage on BAT, VCC, PBI Pin to VSS ----- 2.8V to 26V
- Input Voltage Range, PACK, SMBC, SMBD,  $\overline{\text{PRES}}$ , BTP\_INT,  $\overline{\text{DISP}}$  to VSS ----- 0V to 26V
- Input Voltage Range, PTC, PTCEN, LEDCNTLA, LEDCNTLB, LEDCNTLC to VSS ----- 0V to V<sub>BAT</sub>
- Input Voltage Range, CSP, CSN to VSS ----- -0.2V to 0.2V
- Input Voltage Range, VC4 ----- V<sub>VC3</sub> to V<sub>VC3</sub> + 5V
- Input Voltage Range, VC3 ----- V<sub>VC2</sub> to V<sub>VC2</sub> + 5V
- Input Voltage Range, VC2 ----- V<sub>VC1</sub> to V<sub>VC1</sub> + 5V
- Input Voltage Range, VC1 ----- 0V to 5V
- Input Voltage Range, BAT to PACK (5 cells connection) ----- V<sub>PACK</sub> - 0.2V to V<sub>PACK</sub> + 5V
- Input Voltage Range, VC4 to PACK (4 cells connection) ----- V<sub>PACK</sub> - 0.2V to V<sub>PACK</sub> + 5V
- Output Voltage Range, CHG, DSG to VSS ----- V<sub>BAT</sub> to V<sub>BAT</sub> + 12V
- Output Voltage Range, PCHG to VSS ----- V<sub>VCC</sub> - 8V to V<sub>VCC</sub>
- Output Voltage Range, FUSE to VSS ----- 0V to 26V
- Input Voltage Range, TS1, TS2, TS3, TS4, TS5 to VSS ----- 0V to 3.3V
- External Capacitor, PBI ----- 2.2 $\mu$ F
- Ambient Temperature Range ----- -40°C to 85°C
- Junction Temperature Range ----- -40°C to 125°C

**Note 5.** The device is not guaranteed to function outside its operating conditions.

## 13 Electrical Characteristics

(Typical values are at T<sub>A</sub> = 25°C and V<sub>BAT</sub> = 14.4V, Min./Max. values are at T<sub>A</sub> = -40°C to 85°C and 2.8V ≤ V<sub>BAT</sub> ≤ 26V, unless otherwise noted.)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>Supply Current</b>						
Normal Mode	INORMAL	CHG on, DSG on, no Flash write	--	240	--	$\mu$ A
Sleep Mode	ISLEEP	CHG off, DSG on, no SBS communication	--	125	--	$\mu$ A
		CHG off, DSG off, no SBS communication	--	70	--	
Deep Sleep Mode	IDEEPSLEEP	VOUT only	--	30	--	$\mu$ A
Shutdown Mode	ISHUTDOWN		--	1.6	--	$\mu$ A
<b>Power Supply Control</b>						
BAT to VCC Switchover Voltage	VSWITCHOVER-	V <sub>BAT</sub> < V <sub>SWITCHOVER-</sub>	2.55	2.65	2.75	V

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
VCC to BAT Switchover Voltage	VSWITCHOVER+	V <sub>BAT</sub> > V <sub>SWITCHOVER-</sub> + V <sub>HYS</sub>	2.95	3.1	3.25	V
Switchover Voltage Hysteresis	V <sub>HYS</sub>	V <sub>SWITCHOVER+</sub> – V <sub>SWITCHOVER-</sub>	--	450	--	mV
BAT Pin Leakage Current	ILKG_BAT	BAT pin, BAT = 0V, VCC = 25V, PACK = 25V	--	--	1	μA
VCC Pin Leakage Current	ILKG_VCC	VCC pin, BAT = 25V, VCC = 0V, PACK = 0V	--	--	1	μA
BAT and PACK Pin Leakage Current	ILKG_BAT_PACK	BAT and PACK terminals, BAT = 0V, VCC = 0V, PACK= 0V, PBI = 25V	--	--	1	μA
Internal Pulldown Resistance	R <sub>PACK(PD)</sub>	0.7V < V <sub>PACK</sub> < 2V	8.5	13.33	19	kΩ
Start-Up Voltage	V <sub>SHUTDOWN+</sub>	V <sub>PACK</sub> > V <sub>SHUTDOWN+</sub>	2.65	--	2.85	V
Shutdown Voltage	V <sub>SHUTDOWN-</sub>	V <sub>PACK</sub> < V <sub>SHUTDOWN-</sub>	2.55	--	2.75	V
<b>Current Wake Detector</b>						
Wakeup Voltage Threshold	V <sub>WAKE</sub>	V <sub>CSP</sub> – V <sub>CSN</sub>	±0.075	±0.15	±0.225	mV
			±0.15	±0.3	±0.45	mV
			±0.3	±0.6	±0.9	mV
			±0.6	±1.2	±1.8	mV
			±1.2	±2.4	±3.6	mV
			±2.4	±4.8	±7.2	mV
Time from Application of Current to Wake Interrupt	t <sub>WAKE</sub>		--	0.2	0.5	ms
Wake Comparator Startup Time	t <sub>WAKE(SU)</sub>		--	3.35	--	ms
<b>Cell Balancing</b>						
Internal Cell Balancing Resistance	R <sub>(CB)</sub>	R <sub>DS(ON)</sub> for internal FET switch at 3V < V <sub>DS</sub> < 4.5V	--	100	200	Ω
<b>SMBD and SMBC</b>						
High-Level Input	V <sub>IH</sub>		1.3	--	--	V
Low-Level Input	V <sub>IL</sub>		--	--	0.8	V
Output Voltage Low	V <sub>OL</sub>	I <sub>OL</sub> = 1.5mA	--	--	0.4	V
Pulldown Resistance	R <sub>PD</sub>		0.6	1	1.5	MΩ
<b>PRES, BTP_INT, and DISP</b>						
High-Level Input	V <sub>IH</sub>		1.3	--	--	V
Low-Level Input	V <sub>IL</sub>		--	--	0.55	V
Output Voltage High	V <sub>OH</sub>	PRES, BTP_INT and DISP, V <sub>BAT</sub> > 5.5V, I <sub>OH</sub> = –0μA	3.5	--	5	V
		PRES, BTP_INT and DISP, V <sub>BAT</sub> > 5.5V, I <sub>OH</sub> = –10μA	1.8	--	5	
Output Voltage Low	V <sub>OL</sub>	I <sub>OL</sub> = 1.5mA	--	--	0.4	V

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Input Leakage Current	ILKG_PRES	$\overline{\text{PRES}}$ pin, BAT = 2.8V, $\overline{\text{PRES}} = 26\text{V}$	--	--	1	$\mu\text{A}$
Input Leakage Current	ILKG_BTP_INT	BTP_INT pin, BAT = 2.8V, BTP_INT = 26V	--	--	1	$\mu\text{A}$
Input Leakage Current	ILKG_DISP	$\overline{\text{DISP}}$ pin, BAT = 2.8V, $\overline{\text{DISP}} = 26\text{V}$	--	--	1	$\mu\text{A}$
Output Reverse Resistance	RO	Between $\overline{\text{PRES}}$ or BTP_INT or $\overline{\text{DISP}}$ and PBI	8	20	--	k $\Omega$
<b>LEDCTLA, LEDCTLB, and LEDCTLC</b>						
High-Level Input	V <sub>IH</sub>		1.4	--	--	V
Low-Level Input	V <sub>IL</sub>		--	--	0.5	V
Output Voltage High	V <sub>OH</sub>	V <sub>BAT</sub> > 3.3V, I <sub>OH</sub> = -22.5mA	V <sub>BAT</sub> - 1.6V	--	--	V
High-Level Output Current Protection	I <sub>SC</sub>		-30	-45	-60	mA
Low-Level Output Current	I <sub>OL</sub>	V <sub>BAT</sub> > 3.3V, V <sub>OH</sub> = 0.4V	19.5	26.25	33	mA
Input Leakage Current	ILKG	LEDCNTLA/B/C pin, LEDCNTLA/B/C = BAT = 25V	--	--	1	$\mu\text{A}$
Frequency of LED Pattern	f <sub>LEDCNTLx</sub>		--	180	--	Hz
<b>Current Measurement</b>						
Input Voltage Range		V <sub>CSP</sub> - V <sub>CSN</sub>	-0.1	--	0.1	V
Offset Error	I <sub>OERR</sub>	V <sub>CSP</sub> - V <sub>CSN</sub>   = 0mV	-6	±3.5	6	$\mu\text{V}$
Gain Error	I <sub>GERR</sub>	V <sub>CSP</sub> - V <sub>CSN</sub>   = 100mV	-0.5	±0.2	0.5	%
Effective Input Resistance	R <sub>(CC_IN)</sub>		--	2.7	--	M $\Omega$
Conversion Time	t <sub>(CC_CONV)</sub>	Single conversion in normal mode	--	125	--	ms
<b>Voltage Measurement</b>						
Input Voltage Range (Differential Cell Input Mode)	V <sub>(ADC_IN_CELLS)</sub>		0	--	5	V
Input Voltage Range (Divider Measurement Mode)	V <sub>(ADC_IN_DIV)</sub>	Applicable to divider measurements using the BAT, VC4 and PACK, pins relative to VSS.	0	--	26	V
Cell Voltage Measurement Accuracy	V <sub>CELL(ACC)</sub>	V <sub>VC4</sub> - V <sub>VC3</sub> , V <sub>VC3</sub> - V <sub>VC2</sub> , V <sub>VC2</sub> - V <sub>VC1</sub> , V <sub>VC1</sub> - V <sub>VSS</sub>	-10	±3	10	mV
		V <sub>BAT</sub> - V <sub>VC4</sub> , Impedance between top node of 5 <sup>th</sup> cell and the BAT pin is under 0.3 $\Omega$	-12.5	±5	12.5	mV

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
FET Voltage Drop Measurement Accuracy	VFET(ACC)	VBAT – VPACK, Impedance between top node of 5 <sup>th</sup> cell and the BAT pin is under 0.3Ω and without schottky diode 7.5V < VBAT ≤ 26V	-12.5	±5	12.5	mV
		VBAT – VPACK, Impedance between top node of 5 <sup>th</sup> cell and the BAT pin is under 0.3Ω and without schottky diode 2.8V ≤ VBAT ≤ 7.5V	-32.5	±20	32.5	
Stack Voltage Measurement Accuracy	VSTACK(ACC)	VVC4 – VVSS	-50	±15	50	mV
		VBAT – VVSS, Impedance between top node of 5 <sup>th</sup> cell and the BAT pin is under 0.3Ω and without schottky diode	-62.5	±25	62.5	mV
PACK Pin Voltage Measurement Accuracy	VPACK(ACC)	VPACK – VVSS	-50	±15	50	mV
Effective Input Resistance	R(ADC_IN)		--	15.3	--	MΩ
Conversion Time	t(ADC_CONV)	Single conversion in normal mode	--	10	--	ms
<b>High-Side NFET Drivers</b>						
DSG FET Turn-On Ratio	VDSG_RATIO	Ratio = (VDSG – VBAT) / VBAT, 3.4V < VBAT < 5V PACK connect 10MΩ to DSG	2.133	2.333	2.433	
		Ratio = (VDSG – VBAT) / VBAT, 2.8V ≤ VBAT ≤ 3.4V PACK connect 10MΩ to DSG	1.93	2.18	2.433	
CHG FET Turn-On Ratio	VCHG_RATIO	Ratio = (VCHG – VBAT) / VBAT, 3.4V < VBAT < 5V BAT connect 10MΩ to CHG	2.133	2.333	2.433	
		Ratio = (VCHG – VBAT) / VBAT, 2.8V ≤ VBAT ≤ 3.4V BAT connect 10MΩ to CHG	1.93	2.08	2.23	
DSG FET Turn-On Voltage	VDSGON	VDSGON = VDSG – VBAT, VBAT ≥ 5V, PACK connect 10MΩ to DSG	10.5	11.5	12.5	V
CHG FET Turn-On Voltage	VCHGON	VCHGON = VCHG – VBAT, VBAT ≥ 5V, BAT connect 10MΩ to CHG	10.5	11.5	12.5	V
DSG FET Turn-Off Voltage	VDSGOFF	VDSGOFF = VDSG – VPACK, PACK connect 10MΩ to DSG	-0.4	--	0.4	V
CHG FET Turn-Off Voltage	VCHGOFF	VCHGOFF = VCHG – VBAT, VGS resistor = 10MΩ	-0.4	--	0.4	V

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
DSG Rise Time (0% to 35% V <sub>DSGON</sub> )	t <sub>R</sub>	CL = 4.7nF between DSG and PACK, 5.1kΩ between DSG and CL, PACK connect 10MΩ to DSG	--	200	500	μs
CHG Rise Time (0% to 35% V <sub>CHGON</sub> )	t <sub>R</sub>	CL = 4.7nF between CHG and BAT, 5.1kΩ between CHG and CL, BAT connect 10MΩ to CHG	--	200	500	μs
DSG Fall Time (V <sub>DSGON</sub> to 1V)	t <sub>F</sub>	CL = 4.7nF between DSG and PACK, 5.1kΩ between DSG and CL, PACK connect 10MΩ to DSG	--	40	100	μs
CHG Fall Time (V <sub>DSGON</sub> to 1V)	t <sub>F</sub>	CL = 4.7nF between CHG and BAT, 5.1kΩ between CHG and CL, BAT connect 10MΩ to CHG	--	40	100	μs
<b>PCHG PFET Drivers</b>						
PCHG FET Turn-On Voltage	V <sub>PCHGON</sub>	V <sub>PCHGON</sub> = V <sub>VCC</sub> - V <sub>PCHG</sub> , V <sub>GS</sub> resistor = 10MΩ	6	7	8	V
PCHG FET Turn-Off Voltage	V <sub>PCHGOFF</sub>	V <sub>PCHGOFF</sub> = V <sub>VCC</sub> - V <sub>PCHG</sub> , V <sub>GS</sub> resistor = 10MΩ	-0.4	--	0.4	V
PCHG Rise Time (10% to 90% V <sub>PCHGON</sub> )	t <sub>R</sub>	V <sub>VCC</sub> ≥ 8V, CL = 4.7nF between PCHG and VCC, 5.1kΩ between PCHG and CL, PCHG connect 10MΩ to VCC	--	40	200	μs
PCHG Fall Time (90% to 10% V <sub>PCHGON</sub> )	t <sub>F</sub>	V <sub>VCC</sub> ≥ 8V, CL = 4.7nF between PCHG and VCC, 5.1kΩ between PCHG and CL, PCHG connect 10MΩ to VCC	--	40	200	μs
<b>Fuse Driver</b>						
Output Voltage High	V <sub>OH</sub>	V <sub>BAT</sub> ≥ 8V, CL = 1nF, I <sub>OH</sub> = 0μA	8	9.6	10.7	V
		V <sub>BAT</sub> < 8V, CL = 1nF, I <sub>OH</sub> = 0μA	V <sub>BAT</sub> - 0.1V	--	V <sub>BAT</sub>	V
Output Voltage Low	V <sub>OL</sub>	I <sub>OL</sub> = 1.5mA	--	--	0.4	V
High-Level Input	V <sub>IH</sub>		1.5	2	2.5	V
Low-Level Input	V <sub>IL</sub>		--	--	0.54	V
Internal Pullup Current	I <sub>AFEFUSE(PU)</sub>	V <sub>BAT</sub> ≥ 8V, V <sub>AFEFUSE</sub> = V <sub>SS</sub>	100	150	330	nA
Output Impedance	R <sub>AFEFUSE</sub>		1.4	2	2.6	kΩ
Fuse Trip Detection Delay	t <sub>DELAY</sub>		128	--	256	μs
Fuse Output Rise Time	t <sub>RISE</sub>	V <sub>BAT</sub> ≥ 8V, CL = 1nF, V <sub>OH</sub> = 0V to 5V	--	5	20	μs
<b>Internal Temperature Sensor</b>						
Internal Temperature Measurement Error	INT <sub>GERR</sub>		--	±3	--	°C



Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>TS1, TS2, TS3, TS4, and TS5</b>						
Input Voltage Range	V <sub>IN</sub>		-0.3	--	3.3	V
Internal Resistance	R <sub>(TS)</sub>	Pullup resistance	--	15	--	kΩ
		Pulldown resistance	--	30	--	kΩ
<b>PTC and PTCEN</b>						
PTC Trip Resistance	R <sub>TRIP</sub>		1.3	2.1	4	MΩ
PTC Trip Voltage	V <sub>PTC(TRIP)</sub>	V <sub>PTC(TRIP)</sub> = V <sub>PTCEN</sub> - V <sub>PTC</sub>	490	540	645	mV
Internal PTC Current Bias	I <sub>PTC</sub>		160	260	375	nA
PTC Delay Time	t <sub>PTC(DELAY)</sub>		40	80	145	ms
<b>Program Flash</b>						
Data Retention			10	--	--	Years
Flash Programming Write Cycles			100k	--	--	Cycles
Word Programming Time	t <sub>PROGWORD</sub>		--	--	10	μs
Mass-Erase Time	t <sub>MASSERASE</sub>		--	--	100	ms
Page-Erase Time	t <sub>PAGEERASE</sub>		--	--	6	ms
Flash-Read Current	I <sub>FLASHREAD</sub>		--	3.37	4	mA
Flash-Write Current	I <sub>FLASHWRITE</sub>		--	--	2.7	mA
Flash-Erase Current	I <sub>FLASHERASE</sub>		--	--	1.2	mA
<b>Data Flash</b>						
Data Retention			10	--	--	Years
Flash Programming Write Cycles			100k	--	--	Cycles
Word Programming Time	t <sub>PROGWORD</sub>		--	--	10	μs
Mass-Erase Time	t <sub>MASSERASE</sub>		--	--	40	ms
Page-Erase Time	t <sub>PAGEERASE</sub>		--	--	6	ms
Flash-Read Current	I <sub>FLASHREAD</sub>		--	--	4	mA
Flash-Write Current	I <sub>FLASHWRITE</sub>		--	--	2.7	mA
Flash-Erase Current	I <sub>FLASHERASE</sub>		--	--	1.2	mA
<b>OCD, SCC, SCD1, and SCD2 Current Protection Thresholds</b>						
OCD Detection Threshold Voltage Range	V <sub>OCD</sub>	V <sub>CSP</sub> - V <sub>CSEN</sub> , extend range	-32	--	-92	mV
		V <sub>CSP</sub> - V <sub>CSEN</sub> , normal range	-2	--	-32	
OCD Detection Threshold Voltage Program Step	ΔV <sub>OCD</sub>	V <sub>CSP</sub> - V <sub>CSEN</sub> , extend range	--	-4	--	mV
		V <sub>CSP</sub> - V <sub>CSEN</sub> , normal range	--	-2	--	
SCD1 Detection Threshold Voltage Range	V <sub>SCD1</sub>	V <sub>CSP</sub> - V <sub>CSEN</sub> , extend range	-80	--	-220	mV
		V <sub>CSP</sub> - V <sub>CSEN</sub> , normal range	-10	--	-80	
SCD1 Detection Threshold Voltage Program Step	ΔV <sub>SCD1</sub>	V <sub>CSP</sub> - V <sub>CSEN</sub> , extend range	--	-20	--	mV
		V <sub>CSP</sub> - V <sub>CSEN</sub> , normal range	--	-10	--	

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
SCD2 Detection Threshold Voltage Range	V <sub>SCD2</sub>	V <sub>CSP</sub> – V <sub>CSN</sub> , extend range	-80	--	-220	mV
		V <sub>CSP</sub> – V <sub>CSN</sub> , normal range	-10	--	-80	
SCD2 Detection Threshold Voltage Program Step	ΔV <sub>SCD2</sub>	V <sub>CSP</sub> – V <sub>CSN</sub> , extend range	--	-20	--	mV
		V <sub>CSP</sub> – V <sub>CSN</sub> , normal range	--	-10	--	
SCC Detection Threshold Voltage Range	V <sub>SCC</sub>	V <sub>CSP</sub> – V <sub>CSN</sub> , extend range	80	--	220	mV
		V <sub>CSP</sub> – V <sub>CSN</sub> , normal range	10	--	80	
SCC Detection Threshold Voltage Program Step	ΔV <sub>SCC</sub>	V <sub>CSP</sub> – V <sub>CSN</sub> , extend range	--	20	--	mV
		V <sub>CSP</sub> – V <sub>CSN</sub> , normal range	--	10	--	
<b>OCD, SCC, SCD1, and SCD2 Current Protection Timing</b>						
OCD Detection Delay Time	t <sub>OCD</sub>		1	--	31	ms
OCD Detection Delay Time Program Step	Δt <sub>OCD</sub>		--	2	--	ms
SCD1 Detection Delay Time	t <sub>SCD1</sub>	Extend delay time	0	--	1850	μs
		Normal delay time	0	--	915	
SCD1 Detection Delay Time Program Step	Δt <sub>SCD1</sub>	Extend delay time	--	121	--	μs
		Normal delay time	--	61	--	
SCD2 Detection Delay Time	t <sub>SCD2</sub>	Extend delay time	0	--	915	μs
		Normal delay time	0	--	458	
SCD2 Detection Delay Time Program Step	Δt <sub>SCD2</sub>	Extend delay time	--	61	--	μs
		Normal delay time	--	30.5	--	
SCC Detection Delay Time	t <sub>SCC</sub>		0	--	915	μs
SCC Detection Delay Time Program Step	Δt <sub>SCC</sub>		--	61	--	μs
Current Fault Delay Time Accuracy	t <sub>ACC</sub>	V <sub>CSP</sub> – V <sub>CSN</sub> = V <sub>T</sub> – 3mV for OCD, SCD1, and SC2, V <sub>CSP</sub> – V <sub>CSN</sub> = V <sub>T</sub> + 3mV for SCC	--	--	160	μs
<b>OCD, SCC, SCD1, and SCD2 Current Protection Accuracy</b>						
OCD Detection Accuracy	V <sub>OCDACC</sub>	Setting  < 32mV	-1	--	1	mV
		Setting  = 32mV to 64mV	-2	--	2	
		Setting  = 64mV to 92mV	-4	--	4	
SCD1, SCD2 Detection Accuracy	V <sub>SCDACC</sub>	Setting  < 40mV	-1	--	1	mV
		Setting  = 40mV to 80mV	-2	--	2	
		Setting  = 80mV to 150mV	-4	--	4	
		Setting  > 150mV	-7	--	7	
SCC Detection Accuracy	V <sub>SCCACC</sub>	Setting  < 40mV	-1	--	1	mV
		Setting  = 40mV to 80mV	-2	--	2	
		Setting  = 80mV to 150mV	-4	--	4	
		Setting  > 150mV	-7	--	7	

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>Load Detection</b>						
Load Remove Threshold	VLD	V <sub>PACK</sub> > VLD	0.9	1	1.1	V
Internal Current from BAT to PACK for Load Detection	I <sub>SOURCE</sub>		9	10	11	μA
			18	20	22	
			27	30	33	
			36	40	44	
Detection Delay Time	tLD		--	10	--	ms
<b>Charger Detection</b>						
Charger Remove Threshold	VCD	V <sub>BAT</sub> > V <sub>PACK</sub>	0.07	0.1	0.15	V
Detection Delay Time	tCD		--	2	--	ms
<b>Low Frequency Oscillator</b>						
Operating Frequency Low	fOSC_LOW		--	262.14	--	kHz
Operating Accuracy Low	fERR_LOW		-2.5	±0.25	2.5	%
<b>High Frequency Oscillator</b>						
Operating Frequency High	fOSC_HIGH		--	4	--	MHz
Operating Accuracy High	fERR_HIGH		-10	--	10	%
<b>Auxiliary LDO Power Supply</b>						
Programming Output Voltage	V <sub>OUT</sub>	C <sub>L</sub> = 1μF	3.14	3.30	3.47	V
			2.85	3.00	3.15	
			2.38	2.50	2.63	
			1.71	1.80	1.89	
			1.425	1.5	1.575	
Output Current	I <sub>OUT</sub>	C <sub>L</sub> = 1μF	--	--	2	mA
The Time for V <sub>OUT</sub> Ready	tRDY	C <sub>L</sub> = 1μF	--	--	1	ms
Output Short Circuit Current Limit	I <sub>VOUT_SC_LIMIT</sub>	V <sub>OUT</sub> = V <sub>SS</sub> , C <sub>L</sub> = 1μF	8	--	20	mA
<b>SMBus, 100kHz</b>						
Clock Operating Frequency	fSMB	Slave mode, SMBC duty cycle = 50%	10	--	100	kHz
Clock Operating Frequency	fMAS	Master mode	--	51.2	--	kHz
Bus Free Time STOP to START	tBUF		4.7	--	--	μs
START Condition Hold Time	tHD:START		4.0	--	--	μs
Setup Repeated START	tSU:START		4.7	--	--	μs
Setup Time STOP Condition	tSU:STOP		4.0	--	--	μs
Data Hold Time	tHD:DAT		0	--	--	ns
Data Setup Time	tSU:DAT		250	--	--	ns
Error Signal Detect Time	tTIMEOUT		25	--	35	ms

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Low Period of the SMBC Clock	t <sub>LOW</sub>		4.7	--	--	μs
High Period of the SMBC Clock	t <sub>HIGH</sub>		4	--	--	μs
Clock Rise Time	t <sub>r</sub>	10% to 90%	--	--	1000	ns
Clock Fall Time	t <sub>f</sub>	90% to 10%	--	--	300	ns
Cumulative Clock Low Slave Extend Time	t <sub>LOW(SEXT)</sub>		--	--	25	ms
Cumulative Clock Low Master Extend Time	t <sub>LOW(MEXT)</sub>		--	--	10	ms
<b>SMBus, 400kHz</b>						
Clock Operating Frequency	f <sub>SMB</sub>	Slave mode, SMBC duty cycle = 50%	--	--	400	kHz
Bus Free Time STOP to START	t <sub>BUF</sub>		1.3	--	--	μs
START Condition Hold Time	t <sub>HD:START</sub>		0.6	--	--	μs
Setup Repeated START	t <sub>SU:START</sub>		0.6	--	--	μs
Setup Time STOP Condition	t <sub>SU:STOP</sub>		0.6	--	--	μs
Data Hold Time	t <sub>HD:DAT</sub>		0	--	--	ns
Data Setup Time	t <sub>SU:DAT</sub>		100	--	--	ns
Error Signal Detect Time	t <sub>TIMEOUT</sub>		25	--	35	ms
Low Period of the SMBC Clock	t <sub>LOW</sub>		1.3	--	--	μs
High Period of the SMBC Clock	t <sub>HIGH</sub>		0.6	--	--	μs
Clock Rise Time	t <sub>r</sub>	10% to 90%	20	--	300	ns
Clock Fall Time	t <sub>f</sub>	90% to 10%	20	--	300	ns
Cumulative Clock Low Slave Extend Time	t <sub>LOW(SEXT)</sub>		--	--	25	ms
Cumulative clock Low Master Extend Time	t <sub>LOW(MEXT)</sub>		--	--	10	ms
<b>SMBus, 1MHz</b>						
Clock Operating Frequency	f <sub>SMB</sub>	Slave mode, SMBC duty cycle = 50%	--	--	1	MHz
Bus Free Time STOP to START	t <sub>BUF</sub>		0.5	--	--	μs
START Condition Hold Time	t <sub>HD:START</sub>		0.26	--	--	μs
Setup Repeated START	t <sub>SU:START</sub>		0.26	--	--	μs
Setup Time STOP Condition	t <sub>SU:STOP</sub>		0.26	--	--	μs
Data Hold Time	t <sub>HD:DAT</sub>		0	--	--	ns
Data Setup Time	t <sub>SU:DAT</sub>		50	--	--	ns
Error Signal Detect Time	t <sub>TIMEOUT</sub>		25	--	35	ms

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Low Period of the SMBC Clock	t <sub>LOW</sub>		0.5	--	--	μs
High Period of the SMBC Clock	t <sub>HIGH</sub>		0.26	--	--	μs
Clock Rise Time	t <sub>r</sub>	10% to 90%	--	--	120	ns
Clock Fall Time	t <sub>f</sub>	90% to 10%	20	--	120	ns
Cumulative Clock Low Slave Extend Time	t <sub>LOW(SEXT)</sub>		--	--	25	ms
Cumulative Clock Low Master Extend Time	t <sub>LOW(MEXT)</sub>		--	--	10	ms

14 Timing Diagram




Figure 1. SMBus Timing Diagram











Figure 2. SMBus Timeout Condition

15 Typical Application Circuit



16 Typical Operating Characteristics





## 17 Application Information

(Note 6)

The RT9440 device provides a complete fuel gauging solution for 2 to 5 series cell battery pack applications. The device also fully integrates cell balance, protection, charger control and authentication for 2 to 5 series cell battery packs.

### 17.1 Fuel Gauge

The RT9440 uses the VGCS algorithm to calculate the state of charge in battery cells. The VGCS algorithm is a hybrid fuel gauge algorithm with voltage-based core (VoltaicGauge™), iterating battery voltage and dynamic difference of battery voltage. Then it is optimized with current information to adjust the delta SOC and integrate it into the overall SOC. The VGCS algorithm also includes temperature and load compensation, and aging compensation functions, providing both short-term accurate and long-term stability in SOC results.

### 17.2 Power Mode

The RT9440 supports four power modes to decrease power usage.

- In NORMAL mode, the RT9440 performs measurements, calculations, protection decisions, and data updates at 250ms intervals. Between these intervals, the RT9440 is in idle status to reduce power consumption.
- In SLEEP mode, the RT9440 performs measurements, calculations, protection decisions, and data updates at adjustable intervals (default 5 second). Between these intervals, the RT9440 is in idle status to decrease power usage. The RT9440 has a wake function that enables exit from SLEEP mode when current flow or failure is detected.
- In DEEP SLEEP mode, the RT9440 turns off all FETs and hardware current protection, and executes measurements, calculations, and data updates at adjustable intervals (default 60 seconds). Between these intervals, the RT9440 is in idle status to reduce power consumption and turns off SMBus communication. The RT9440 has a wake function that enables exit from DEEP SLEEP mode when a charger is plugged in.
- In SHUTDOWN mode, the RT9440 is completely disabled.




Figure 3. Power Mode State Machine

### 17.3 Measurement

The RT9440 supports voltage, current and temperature measurements.

The RT9440 uses internal ADC to measure voltage and updates the voltage every 0.25 seconds in the normal mode. This data is also used to calculate the VGCS gas gauging.

- Up to 5 cell voltage measurement
- Stack cell voltage
- Pack pin voltage
- High-side FET drop voltage measurement

The RT9440 uses the CSP and CSN inputs to measure and calculate the battery charge and discharge current.

- Supports current measurement with 0.5mΩ to 10mΩ current sense resistance.

The RT9440 has an internal temperature sensor and inputs for up to 5 external temperature sensors.

- Supports up to 5 channels of external NTC temperature measurement.
- TS1, TS2, TS3, TS4, and TS5 can be optionally configured for general ADC measurement, with a measurement range of 0V to 3.3V.
- Internal temperature measurement.

TS1, TS2, TS3, TS4 and TS5 can be individually enabled and configured for cell or FET temperature usage and use a different thermistor profile.

### 17.4 Primary (1<sup>st</sup> Level) Safety Features

The RT9440 supports a full coverage of battery and system protection features that can be easily configured. For detailed descriptions of each protection function, refer to the RT9440 Technical Reference Manual.

It includes two types of protection: hardware protection and software protection.

- Hardware protection
  - Overcurrent in discharge protection
  - Short circuit in charge protection
  - Short circuit in discharge protection with 2 levels
- Software protection
  - Cell overvoltage protection
  - Cell undervoltage protection
  - Overcurrent in charge protection in 2 levels
  - Overcurrent in discharge protection in 2 levels
  - Over-temperature in charge protection
  - Over-temperature in discharge protection
  - Under-temperature in charge protection
  - Under-temperature in discharge protection
  - Over-temperature FET protection
  - Pre-charge timeout protection
  - Host watchdog timeout protection
  - Fast charge timeout protection
  - Overcharge protection
  - Overcharging voltage protection
  - Overcharging current protection
  - Over pre-charge current protection

- Overcurrent protection by CHG+DSG MOSFET drop voltage

### 17.5 Secondary (2<sup>nd</sup> Level) Safety Features

The secondary safety features of the RT9440 can be used to indicate more serious faults via the FUSE pin. This pin is used to blow an in-line fuse and permanently disable the battery pack.

For detailed descriptions of each protection function, refer to the RT9440 Technical Reference Manual.

- Safety cell overvoltage permanent failure
- Safety cell undervoltage permanent failure
- Safety overcurrent in charge permanent failure
- Safety overcurrent in discharge permanent failure
- Safety overtemperature cell permanent failure
- Safety overtemperature FET permanent failure
- Cell balancing permanent failure
- Qmax imbalance permanent failure
- Capacity degradation permanent failure
- Voltage imbalance at rest permanent failure
- Voltage imbalance active permanent failure
- Charge FET permanent failure
- Discharge FET permanent failure
- Fuse failure permanent failure
- AFE register permanent failure
- 2nd protection permanent failure
- PTC permanent failure
- Open thermistor permanent failure
- Program memory checksum permanent failure
- Data memory permanent failure
- AFE communication permanent failure

The RT9440 charge control features include:

- Supports JEITA temperature ranges and reports the charging voltage and the charging current according to the active temperature and voltage range
- 7-stage programmable temperature range
- 3-stage programmable voltage range
- Bidirectional hysteresis for temperature and voltage

## 17.6 Charge Control




Figure 4. JEITA Temperature and Voltage Range




Figure 5. Bidirectional Hysteresis

- Report the charging current and charging voltage after compensation to a smart charger using SMBus broadcasts.
  - Report the compensated charging voltage for voltage drop of MOSFET.
  - Report the compensated charging voltage due to degradation by temperature and voltage to prevent cell swelling.
  - Report the compensated charging voltage and charging current due to degradation by cycle, SOH or runtime.
- Supports pre-charging and zero-voltage charging.
- Supports charge inhibit and charge suspend if battery pack temperature is out of temperature range.
- Reports charging fault and also indicates charge status via charge and discharge alarms.

**17.7 Cell Balancing Control**

The RT9440 supports passive cell balancing with embedded bypass switches and can balance multiple cells simultaneously during charging or rest. The cell balance algorithm determines the capacity needed to be bypassed to balance of all cells. The RT9440 also supports voltage-base cell balancing. With up to 10mA bypass current using internal bypass switches, the device can achieve higher cell balance current by using an external cell balancing circuit.

**17.8 Auxiliary LDO Provides Two Features**

The auxiliary LDO provides a configurable output voltage from 1.5V to 3.3V and delivers up to 6mA output current. It can drive the always-on circuit, such as the RTC power and it is also used for GPIO power source.

- The RT9440 can work in deep sleep mode to reduce quiescent but keep VOUT to drive always-on circuits (e.g., RTC).
- VOUT turns off when cell voltage is lower than configurable threshold to prevent over discharge, over-temperature, under-temperature, battery removal, or abnormal current consumption.

**17.9 Load Detection and Charger Detection**

The load and charge detection feature stops the FETs from toggling on and off continuously when there is a persistent faulty condition.

- Load detection can monitor the PACK pin voltage. If the PACK pin voltage is over 1V, the load is considered removed.
- The device integrates a source current to detect the PACK pin voltage. The current level can be configured from 10μA to 40μA.

For example, if the BAT voltage is 16V, the load equivalent resistance is 30kΩ, and the configured load detection source current is 20μA:

- If the load is present, the PACK voltage is 0.8V (under 1V).
- If the load is removed, the PACK voltage is 16V (over 1V).




Figure 6. Load Detection

- Charger detection can compare the BAT pin voltage with the PACK pin voltage. If the differential voltage between the BAT pin voltage and the PACK pin voltage is over 0.1V, the charger is considered removed.
- For example, if the BAT voltage is 16V and the charger CV is 17.6V:
- If the charger is present, the differential voltage between the BAT pin voltage and the PACK pin voltage is 1.6V.
  - If the charger is removed, the differential voltage between the BAT pin voltage and the PACK pin voltage is 0.7V (body diode forward voltage).




Figure 7. Charger Detection

**17.10 Black Box Recorder**

- Record the last three safety statuses to black box when permanent failure occurs.
- Update the lifetime log when a permanent failure occurs.
- Record additional three permanent failure statuses to black box after the first permanent failure occurs.

**17.11 Lifetime Data Log**

The RT9440 supports lifetime logging of important battery data. The following data are updated every 10 hours if a difference is detected between values in RAM and data flash:

- Maximum and minimum cell voltages
- Maximum delta cell voltage

- Maximum charge current
- Maximum discharge current
- Maximum average discharge current
- Maximum average discharge power
- Maximum and minimum cell temperature
- Maximum delta cell temperature
- Maximum and minimum internal sensor temperature
- Maximum FET temperature
- Number of safety events occurrences and the last cycle of the occurrence
- Number of valid charge termination and the last cycle of the valid charge termination
- Number of Qmax updates and the last cycle of the Qmax updates
- Number of shutdown events
- Cell balancing time for each cell
- Total FW runtime and time spent in each temperature range.

**17.12 Intel® Dynamic Battery Power Technology (DBPT V2.0)**

The RT9440 supports DBPT V2.0 by providing the available max power and max current to prevent system reset or trigger termination voltage under peak loading.

**17.13 IATA Support**

The RT9440 supports several commands and procedures to satisfy the IATA criteria when the battery pack is in shipping.

**17.14 LED Display**

The RT9440 can drive up to 6- segment LED display for remaining capacity indication and/or a permanent failure code indication.

**17.15 FUSE Driver**

The RT9440 can use FUSE driver to blow an in-line fuse and permanently disable the battery pack.

**17.16 PTC Permanent Failure**

The RT9440 supports PTC overtemperature detection. Place PTC close to the CHG and DSG FETs to monitor the temperature of FETs. The PTC pin monitors the voltage at the pin and will trip if the thermistor resistance exceeds the defined threshold. To connect both PTC and PTCEN to VSS to disable PTC function.

**17.17 Battery Trip Point (BTP)**

The RT9440 supports the Battery Trip Point (BTP) feature that indicates when the Relative State of Charge (RSOC) has depleted to a set value in a data flash. This feature allows a host to program two capacity-based thresholds that govern the triggering of a BTP interrupt on the BTP\_INT pin.

**17.18 Emergency Shutdown**

The emergency shutdown feature enables a push button action that connects the  $\overline{\text{SHUTDN}}$  pin to shut down the battery pack system before removing the battery. A high-to-low signal on the  $\overline{\text{SHUTDN}}$  pin turns off the CHG and DSG FETs, disconnecting the power from the system to safely remove the battery pack. The CHG and DSG FETs

can be turned on again by another high-to-low signal detected by the  $\overline{\text{SHUTDN}}$  pin or when a data flash configurable timeout is reached.

### 17.19 System Present Operation

The RT9440 checks  $\overline{\text{PRES}}$  periodically (every 1 second). If  $\overline{\text{PRES}}$  input is pulled to ground by the external system, the RT9440 detects this as the system being present.

### 17.20 2-Series, 3-Series, 4-Series, or 5-Series Cell Configuration

In a 2-series cell configuration, VC4 is shorted to VC3, VC3, and VC2. In a 3-series cell configuration, VC4 is shorted to VC3.

### 17.21 Communication

The RT9440 uses SMBus in MASTER mode with packet error checking (PEC) options, in accordance with the SBS specification.

### 17.22 SMBus On and Off State

The RT9440 detects an SMBus off state when both SMBC and SMBD are low for two or more seconds, then enters sleep mode. Clearing this state requires either SMBC or SMBD to transition high, which will cause and device to enter normal mode from sleep mode.

### 17.23 SBS Commands

Refer to the RT9440 Technical Reference Manual for detailed description.

### 17.24 Authentication

The RT9440 supports three authentications.

- HMAC SHA1 authentication
  - Key 16 bytes and challenge 20 bytes
  - Execution time 1ms
- HMAC SHA256 authentication
  - Key 32 bytes and challenge 32 bytes
  - Execution time 2ms
- ECC authentication
  - Use SECG recommended ECC curve

163 bit ECC signature execution time is within 150ms, and 233 bit ECC is within 250ms.

### 17.25 Cell Voltage Measurement Circuit

- Place an input RC filter between VCx pin for ESD protection and filter unwanted voltage transients.
- Please select 100Ω resistor for R22, R23, R27 and R30. The resistors can be traded off for cell balancing current requirements. Select a 0.1μF capacitor for C14, C15, C16, and C18.
- The impedance of VC4, VC3, VC2, VC1 and VSS must be as minimal as possible. Make Kelvin sense connections to each cell's positive and negative terminals to minimize the IR drop effect on voltage measurement accuracy.
- The impedance between the positive terminal of the top cell and the BAT pin must be as minimal as possible (under 0.3Ω).



- For applications with fewer than 4 cells, the Schottky diode D1 is optional. It is suggested to use a diode with a forward voltage under 0.3V if D1 is used.




Figure 8. Cell Voltage Measurement Circuit

**17.26 Current Measurement Circuit**

- The CSP and CSN pins monitor the voltage of current sensing resistor R38, with a resistor value range is from 0.5mΩ to 10mΩ, depending on the current protection and thermal requirements. It is suggested to minimize the impedance between CSP and VSS to keep the voltage of VCSP - VSS, and VCSN - VSS under the ROC requirement ( $\pm 0.2V$ ) when a short circuit occurs.
- The current sensing resistor must have a low temperature coefficient (<50ppm) to minimize the current drift with temperature.
- Place a low-pass filter for input noise. Select a 100Ω resistor for R34 and R35, and 0.1μF for C17. 0.1μF capacitors C19 and C20 can be used a Y filter to reduce specific interferences or noise sources, further improving the accuracy of current measurements.
- The CSN and CSP paths must make Kelvin Sense connection to R38 to avoid the IR drop effect on current measurement accuracy.




Figure 9. Current Measurement Circuit

**17.27 External Temperature Measurement Circuit**

- ADC voltage measurement pins (TS1, TS2, TS3, TS4, TS5) are assigned for NTC thermistors.
- Each pin can be enabled with an integrated pull-up resistor (typical 15kΩ) and a pull-down resistor (typical 30kΩ) to support the use of a 10kΩ NTC external thermistor at 25°C (B = 3435k) for RT1 to RT5. Also, place an NTC for monitor temperature for high-side MOSFET.
- TS4 is a multi-function pin and disables ADC measurement function when AUX LDO is enabled.




Figure 10. External Temperature Measurement Circuit

**17.28 PACK Detection Circuit**

- The VCC pin provides power to RT9440 when the PACK pin detects a charger plug-in. The device integrates a PACK detection circuit to monitor the charger status.
- It is recommended to use a 10kΩ resistor for R16.




Figure 11. PACK Detection Circuit

**17.29 PBI Capacitor**

- The device has internal LDO power without external capacitor.
- The PBI pin provides a power supply backup function, supplying power during short transient power outages.
- It is necessary to place a 2.2μF capacitor for C13.




Figure 12. PBI Capacitor

**17.30 High-Side NMOS FETs and PMOS FET Control Circuit**

- NMOS FETs (Q2 and Q3) are used for charge and discharge current path switch. The FETs should be 30V devices with low Ron to address thermal issues. The gate driver voltage and AMR should consider the RT9440 VCHGON or VDSGON design voltage.
- PMOS FET (Q1) for pre-charge operation and R1 is for limiting the pre-charge current.

- R12, R13 and R15 are used for gate protection and Q1/Q2/Q3 FETs noise reduction. A 5.1kΩ resistor is recommended to provide a microsecond switching time constant.
- R7, R4 and R5 are used to fix Q1/Q2/Q3 FETs gate voltage to keep them in a stable off state when turned off. A 10MΩ resistor is recommended to prevent voltage drop.
- Q4 is located between gate and source of Q3 to turn off Q3 when the charger is reversely connected.
- C1 and C2 can protect the FETs for ESD. Use two capacitors to ensure normal operation if one shorts.




Figure 13. High-Side NMOS FETs and PMOS FET Control Circuit

17.31 Fuse Pin Control Circuit

- The FUSE pin is designed to ignite the chemical fuse if any safety event occurs and also monitors the 2<sup>nd</sup> protection IC. The fuse will blow when the FUSE pin or the OUT pin of the 2<sup>nd</sup> protection IC is high, causing Q5 to turn on.
- The R10, R11 and R19 need to ensure that the divided voltage from the OUT pin or the FUSE pin voltage is high enough to provide a gate driver voltage to turn on Q5.
- It is recommended to use 5.1kΩ resistors for R10 and R19, and a 51kΩ resistor for R11.
- Connect the FUSE pin to VSS if not used.




Figure 14. FUSE Pin Control Circuit

### 17.32 PTC Over-Temperature Detection Circuit

- PTC circuit to monitor temperature when PTCEN connects to the BAT pin. Connect PTCEN to GND if not used.
- It is recommended to place PTC thermistor (R21) close to the CHG/DSG FETs to monitor the temperature.
- The PTC pin monitors the voltage of PTC thermistor and will trip if the thermistor resistance exceeds the defined threshold.




Figure 15. PTC Circuit

### 17.33 LEDs Control Circuit

- LED control pins can provide sink current to driver external LEDs.
- Supports up to six LEDs.
- For applications with six LEDs, it is suggested to use LEDs with low forward voltage to reduce the forward current of other LEDs when one LED is on.
- Let the LEDCNTL pins float if not used, and connect the  $\overline{\text{DISP}}$  pin to GND if not used.




Figure 16. LEDs Control Circuit

### 17.34 VOUT Circuit

- The TS4 pin is a multi-function pin and can be configured for the VOUT function.
- VOUT can provide power to drive the always-on circuits, such as the RTC, when the AUX LDO is enabled.
- Place a 4.9Ω to 5.1Ω resistor for R37 and a 1µF capacitor for C19 to keep the output voltage stable. ZD1 is for ESD protection.




Figure 17. VOUT Circuit

### 17.35 SMBus Circuit

- For robust ESD protection, the ESD protection diodes (ZD4, ZD5) and resistor (R24, R26, R28, R29) are recommended.
- Use 100Ω resistors for R24, R26, R28, and R29.




Figure 18. SMBus Circuit

**17.36 System Present Circuit**

- For a removable system host, the  $\overline{\text{PRES}}$  pin can detect the system connection status.
- The  $\overline{\text{PRES}}$  pin pulls up every 250ms and records the pin status. If the device continuously counts four low statuses, it detects the system as present.
- A resistor can be used to pull the pin low and a 20kΩ or lower resistor is recommended.
- For robust ESD protection, it is recommended to use an ESD protection diodes (ZD3) and resistors (R31, R32).
- Use 100Ω resistors for R31 and R32.




Figure 19. System Present Circuit

**17.37 Thermal Considerations**

The junction temperature should never exceed the absolute maximum junction temperature  $T_{J(MAX)}$ , listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where  $T_{J(MAX)}$  is the maximum junction temperature;  $T_A$  is the ambient temperature; and  $\theta_{JA}$  is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance,  $\theta_{JA}$ , is highly package dependent. For a VQFN-32L 4x4 package, the thermal resistance,  $\theta_{JA}$ , is 27.8°C/W on a standard JEDEC 51-7 high effective-thermal-conductivity four-layer test board. The maximum power dissipation at  $T_A = 25^\circ\text{C}$  can be calculated as below:

$$P_{D(MAX)} = (125^\circ\text{C} - 25^\circ\text{C}) / (27.8^\circ\text{C/W}) = 3.59\text{W for a VQFN-32L 4x4 package.}$$

The maximum power dissipation depends on the operating ambient temperature for the fixed  $T_{J(MAX)}$  and the thermal resistance,  $\theta_{JA}$ . The derating curve in [Figure 20](#) allows the designer to estimate the effect of rising ambient temperature on the maximum power dissipation.




Figure 20. Derating Curve of Maximum Power Dissipation

**17.38 Layout Considerations**

1. The capacitor for the PBI pin must be placed as close as possible to the pin.




Figure 21. PBI Capacitor

2. The BAT, VC4, VC3, VC2, VC1 and VSS paths must make Kelvin sense connections to each cell’s positive and negative terminals to minimize the IR drop effect on voltage measurement accuracy.




Figure 22. Cell Voltage Sense Circuit

3. The CSN and CSP paths must make Kelvin Sense connections to RS to avoid the IR drop effect on current measurement accuracy.
  - Layout traces should be symmetrical for minimum current offset and noise pickup.
  - The Input filter should be placed as close as possible to the IC.




Figure 23. Current Sense Circuit

4. Place a spark gap at the communication connector to protect SMBC and SMBD from the system ESD.
  - It is suggested that the spacing between the points be 0.2mm.
  - The spark gap must be placed on outer layer of the PCB and cannot be coated with any protective covering.




Figure 24. ESD Protection for Communication Interface

- 5. Place wide copper traces to eliminate the inductance of the CHG/DSG MOSFET Bypass and pack terminal bypass capacitor.




Figure 25. CHG/DSG MOS Circuit



6. The impedance between the top node of the top cell and the BAT pin must be as minimal as possible (under  $0.3\Omega$  for 5 cells).
  - The BAT trace must be wide and short.




Figure 26. BAT Power Pin

7. The impedance ( $R_{PCB}$ ) between CSP and VSS must be minimized.




Figure 27. Impedance Minimization between VSS to CSP

## 8. Layout example




Figure 28. Top Layer




Figure 29. 2<sup>nd</sup> Layer




Figure 30. 3<sup>rd</sup> Layer





Figure 31. Bottom Layer

**Note 6.** The information provided in this section is for reference only. The customer is solely responsible for designing, validating, and testing any applications incorporating Richtek’s product(s). The customer is also responsible for applicable standards and any safety, security, or other requirements.

18 Outline Dimension




Pin #1 ID and Tie Bar Mark Options

Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.800	1.000	0.031	0.039
A1	0.000	0.050	0.000	0.002
A3	0.175	0.250	0.007	0.010
b	0.150	0.250	0.006	0.010
D	3.950	4.050	0.156	0.159
D2	2.650	2.750	0.104	0.108
E	3.950	4.050	0.156	0.159
E2	2.650	2.750	0.104	0.108
e	0.400		0.016	
L	0.300	0.400	0.012	0.016
K	0.200		0.008	

V-Type 32L QFN 4x4 Package



**19 Footprint Information**




Package	Number of Pin	Footprint Dimension (mm)										Tolerance
		P	Ax	Ay	Bx	By	C*32	C1*8	D	Sx	Sy	
V/W/U/XQFN4*4-32	32	0.40	4.80	4.80	3.20	3.20	0.80	0.75	0.20	2.80	2.80	±0.05

## 20 Packing Information

### 20.1 Tape and Reel Data









Package Type	Tape Size (W1) (mm)	Pocket Pitch (P) (mm)	Reel Size (A)		Units per Reel	Trailer (mm)	Leader (mm)	Reel Width (W2) Min./Max. (mm)
			(mm)	(in)				
QFN/DFN 4x4	12	8	180	7	1,500	160	600	12.4/14.4



**C, D, and K are determined by component size.**  
**The clearance between the components and the cavity is as follows:**  
**- For 12mm carrier tape: 0.5mm max.**

Tape Size	W1		P		B		F		ØJ		H
	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.	
12mm	12.3mm	7.9mm	8.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	0.6mm	

## 20.2 Tape and Reel Packing

Step	Photo/Description	Step	Photo/Description
1	 <p>Reel 7"</p>	4	 <p>3 reels per inner box <b>Box A</b></p>
2	 <p>HIC &amp; Desiccant (1 Unit) inside</p>	5	 <p>12 inner boxes per outer box</p>
3	 <p>Caution label is on backside of Al bag</p>	6	 <p>Outer box <b>Carton A</b></p>

Package	Reel		Box			Carton		
	Size	Units	Item	Reels	Units	Item	Boxes	Unit
QFN/DFN 4x4	7"	1,500	Box A	3	4,500	Carton A	12	54,000
			Box E	1	1,500	For Combined or Partial Reel.		

## 20.3 Packing Material Anti-ESD Property

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
$\Omega/\text{cm}^2$	$10^4$ to $10^{11}$	$10^4$ to $10^{11}$	$10^4$ to $10^{11}$	$10^4$ to $10^{11}$	$10^4$ to $10^{11}$	$10^4$ to $10^{11}$

### Richtek Technology Corporation

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City

Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2024 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.



**21 Datasheet Revision History**

Version	Date	Description	Item
00	2024/6/17	Final	General Description on P1 Ordering Information on P1 Features on P1 Marking Information on P1 Simplified Application Circuit on P2, 3 Functional Pin Description on P5, 6 Pin Block Diagram on P9 Electrical Characteristics on P12, 15, 19, 20 Typical Application Circuit on P22 Typical Operating Characteristics on P 23 Application Information on P24, 25, 26, 31, 32, 35, 36, 43 Packing Information on P45, 46