

### **Synchronous Rectifier Controller with Zero Voltage Switching for Wide Output Voltage Operating Range**

### <span id="page-0-0"></span>**1 General Description**

The RT7220D is a Synchronous Rectifier (SR) controller for Flyback converters operating in Continuous Conduction Mode (CCM), Discontinuous Conduction Mode (DCM) and Quasi-Resonant (QR) mode. The RT7220D will sense the drain voltage of MOSFET to determine SR gate on/off so as to minimize turn-off dead-time and enhance efficiency.

The RT7220D supports the wide output voltage range from 3V to 21V, and a HV LDO is especially built-in for the MOSFET gate driver at low output voltage. When it works with the primary-side controller RT7757, the Zero-Voltage-Switching (ZVS) control can be enabled to optimize the efficiency at high line.

Furthermore, the RT7220D provides a green mode operation in light load condition, which reduces operation current to be under 250uA.

The recommended junction temperature range is -40°C to 125°C, and the ambient temperature range is −40°C to  $105^{\circ}$ C.

### <span id="page-0-1"></span>**2 Ordering Information**



#### **Note 1**.

Richtek products are Richtek Green Policy compliant and marked with  $(1)$  indicates compatible with the current requirements of IPC/JEDEC J-STD-020.

### <span id="page-0-2"></span>**3 Features**

- ⚫ **Suitable for Flyback Converter in CCM, DCM, and Quasi-Resonant (QR) Mode**
- ⚫ **Suitable for 3V to 21V VOUT Range**
- ⚫ **ZVS Function to Optimize Efficiency (Work with the Primary-Side Controller RT7757)**
- ⚫ **<1.65mA Operating Current in ZVS Mode**
- ⚫ **<250A Operating Current in Green Mode**
- ⚫ **Built-In HV LDO to Supply SR Driver when VOUT is Lower than 5V**
- ⚫ **Automatic Dead-Time Tracking Control to Optimize Efficiency**
- ⚫ **Protection**
	- ⚫ **SR Gate Driver with 6V Clamp**
	- ⚫ **SR Gate Initial Pull-Low before Start-Up**
	- ⚫ **SR Minimum Off-Time**
	- ⚫ **Fast Turn-Off (<50ns) Gate Driver**

### <span id="page-0-3"></span>**4 Applications**

- ⚫ USB PD Power Converters
- ⚫ Fast-Charger Power Adapters
- ⚫ General Purpose High-Efficiency and/or Compact-Size Flyback Power Converters



### <span id="page-1-0"></span>**5 Marking Information**

#### RT7220DN-HQA



RT7220DN-LPA



XE=: Product Code YMDAN: Date Code

XD=: Product Code YMDAN: Date Code

#### RT7220DN-LMA



XF=: Product Code YMDAN: Date Code

### <span id="page-1-1"></span>**6 Simplified Application Circuit**

#### <span id="page-1-2"></span>**6.1 Simplified Circuit for Low-Side Application**



**RT7220D**

### <span id="page-2-0"></span>**6.2 Simplified Circuit for High-Side Application**





### **Table of Contents**





Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

### <span id="page-4-0"></span>**7 RT7220D Version Table**



<span id="page-4-2"></span><span id="page-4-1"></span>**Note 2**. The last two characters in the part numbers of both the RT7220D and the RT7757 must be the same. Otherwise, the ZVS function will not operate normally. (For example, RT7757D-AE"MA" ↔ RT7220DN-L"MA").

6

**RICHTEK** 

### **8 Pin Configuration**

(TOP VIEW)



#### WQFN-16L 3x3

### <span id="page-5-0"></span>**9 Functional Pin Description**



**RT7220D**

### <span id="page-6-0"></span>**10 Functional Block Diagram**





### <span id="page-7-0"></span>**11 Absolute Maximum Ratings**

#### [\(Note 3\)](#page-7-2)



- <span id="page-7-2"></span>**Note 3**. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- <span id="page-7-3"></span>**Note 4.**  $\theta_{JA}$  is measured under natural convection (still air) at  $T_A = 25^\circ$ C with the component mounted on a low effective-thermalconductivity two-layer test board on a JEDEC thermal measurement standard.  $\theta_{\text{JC}}$  is measured at the bottom of the package.
- <span id="page-7-4"></span><span id="page-7-1"></span>**Note 5**. Devices are ESD sensitive. Handling precautions are recommended.

### **12 Recommended Operating Conditions**

#### [\(Note 6\)](#page-7-5)



<span id="page-7-5"></span>**Note 6**. The device is not guaranteed to function outside its operating conditions.

### <span id="page-8-0"></span>**13 Electrical Characteristics**

 $(T_A = 25^{\circ}C$ , unless otherwise specified.)



# **RICHTEK**



## **RT7220D**











<span id="page-12-0"></span>**Note 7**. Guaranteed by design.



## <span id="page-13-0"></span>**14 Typical Application Circuit**

### <span id="page-13-1"></span>**14.1 Typical Application Circuit for Low-Side Application**



### <span id="page-14-0"></span>**14.2 Typical Application Circuit for High-Side Application**

![](_page_14_Figure_3.jpeg)

## <span id="page-15-0"></span>**15 Typical Operating Characteristics**

![](_page_15_Figure_3.jpeg)

16

![](_page_16_Figure_2.jpeg)

![](_page_17_Picture_1.jpeg)

![](_page_17_Figure_2.jpeg)

18

![](_page_18_Figure_2.jpeg)

![](_page_19_Picture_1.jpeg)

![](_page_19_Figure_2.jpeg)

![](_page_20_Figure_2.jpeg)

![](_page_21_Picture_1.jpeg)

![](_page_21_Figure_2.jpeg)

![](_page_22_Picture_0.jpeg)

![](_page_22_Picture_1.jpeg)

![](_page_22_Figure_2.jpeg)

### <span id="page-23-0"></span>**16 Operation**

The RT7220D is a secondary-side synchronous rectification controller for flyback converters operating in CCM, DCM, and QR modes. The RT7220D senses the MOSFET drain voltage to determine VG turn-on/off and modulates VG pulse width cycle-by-cycle to minimize turn-off dead time and thereby optimizing the efficiency.

### <span id="page-23-1"></span>**16.1 Power Structure**

The VDD pin supplies power to the IC and needs to be connected directly to the power supply output capacitor. The VDD pin supports a wide operating range, and the VBIAS is regulated from the LDO to supply the gate driver when output voltage is below 4.7V.

### <span id="page-23-2"></span>**16.2 Drain Voltage Sense**

The VD pin, connected to the MOSFET drain pin, is used to detect the VD signal as the VG turn-on/off criterion. The DC voltage is supplied from VD to VBIAS via a built-in HV LDO.

#### <span id="page-23-3"></span>**16.3 Gate Driver**

The VG pin is a synchronous rectifier MOSFET driver, powered by either VDD or VBIAS to ensure the MOSFET can be fully turned on. In addition, the fast gate turn-off function provides reliable operation.

#### <span id="page-23-4"></span>**16.4 Source Voltage Sense**

The source pin of MOSFET is connected to the input of the source voltage sensing (VS) pin. To make sure accurate sensing of the drain-sense voltage, it is strongly recommended that the sense node be directly connected to the source of the MOSFET.

#### <span id="page-23-5"></span>**16.5 ZVS Function**

When the power converter operates at high input voltage, the RT7220D enables ZVS function to optimize the efficiency. The adaptive ZVS pulse on-time is modulated by V<sub>D</sub>, V<sub>OUT</sub> and Rzvs.

To enable the ZVS function, the RT7220D needs to work with the RT7757D. Therefore, the last two characters in the part numbers of both the RT7220D and the RT7757D must be the same. Otherwise, the ZVS function will not operate normally. (For example, RT7757D-AE"MA" ↔ RT7220DN-L"MA")

### <span id="page-24-0"></span>**17 Application Information**

[\(Note 8\)](#page-30-0)

#### <span id="page-24-1"></span>**17.1 Power Selection**

The RT7220D supports a wide output voltage range with the VDD pin directly connected to the power output of a converter. In addition, a built-in HV LDO is used to supply the gate drive VG for the MOSFET. When VDD is less than 4.7V, the VG voltage powered by VBIAS will be clamped at 4.7V and the ZVS function is disabled. When VDD is greater than 4.7V, the VG voltage will be proportional to VDD. Once VDD is greater than 6V, the VG voltage will be clamped at 6V to ensure fast turn-off time. The power selection circuit is shown in [Figure 1.](#page-24-3)

Moreover, the RT7220D provides an initial pull-low function to avoid the gate of the SR MOSFET being falsely turned on by parasitic capacitance during start-up.

![](_page_24_Figure_7.jpeg)

Figure 1. Power Selection Circuit

#### <span id="page-24-3"></span>**VG Turn-On**

As shown in [Figure 2,](#page-24-4) when the VD voltage is greater than Vv<sub>D</sub> UVP and the VD falling time (from 0.7 x Vv<sub>D</sub> sh to VLOW\_FALLING) is less than tVD\_FALLING (150ns typ.), VG will be turned on immediately as soon as VD falls below VLOW\_FALLING.

![](_page_24_Figure_11.jpeg)

Figure 2. SR Turn-On/Off

#### <span id="page-24-4"></span><span id="page-24-2"></span>**17.2 VG Turn-Off**

As shown in [Figure 2,](#page-24-4) VG will be turned off as the VD voltage rises to VTH\_VGOFF. The RT7220D modulates and optimizes the turn-off dead-time tDEAD\_TRACK cycle-by-cycle to provide the reliable and high efficiency operation. For the corrected dead-time modulation, the turn-off delay time of MOSFET (torf DELAY), as shown in [Figure 3,](#page-25-2) should be less than 50% x tDEAD\_TRACK.

![](_page_25_Picture_1.jpeg)

![](_page_25_Figure_2.jpeg)

Figure 3. VG Turn-Off Delay Time

#### <span id="page-25-2"></span><span id="page-25-0"></span>**17.3 VG Minimum On-Time**

The RT7220D provides a minimum on-time function to prevent incorrect turn-off due to ringing or voltage spikes. The VG turn-off threshold is blanked during tMINON\_VG, as shown in [Figure 4.](#page-25-3)

![](_page_25_Figure_6.jpeg)

Figure 4. VG Minimum On-Time

### <span id="page-25-3"></span><span id="page-25-1"></span>**17.4 VG Minimum Off-Time**

The minimum off-time is counted from the falling edge of VG to the next rising edge of VG. During this period, the SR gate cannot be turned on to avoid false triggering of VG by the DCM ringing. The minimum off-time is shown in [Figure 5.](#page-25-4)

![](_page_25_Figure_10.jpeg)

<span id="page-25-4"></span>Figure 5. VG Minimum Off-Time

#### <span id="page-26-0"></span>**17.5 Green Mode Operation**

To improve efficiency under light load conditions, the RT7220D features the green mode operation that disables the SR MOSFET and reduces the device operating current. The green mode is determined by detecting the number of VD and VG pulses, respectively. If VG pulses are less than 16 cycles in the period of typ EDGE, the RT7220D disables the VG output and enters green mode, as shown in [Figure 6.](#page-26-2)

![](_page_26_Figure_4.jpeg)

Figure 6. Entry Green Mode

<span id="page-26-2"></span>Once VD pulses are greater than 32 cycles in the period of t<sub>VD\_EDGE</sub>, the RT7220D exits from green mode and resumes normal operation immediately, as shown in **Figure 7**.

![](_page_26_Figure_7.jpeg)

<span id="page-26-3"></span><span id="page-26-1"></span>Figure 7. Exit Green Mode

![](_page_27_Picture_1.jpeg)

#### **17.6 Output Voltage Sense for High-Side Application**

For high-side applications, since the RT7220D GND and the power converter's GND are not the same, the VDD pin cannot sense the output voltage. Therefore, the DET pin is used to detect the output voltage.

During the SR MOSFET on-time, the DET pin outputs a clamping current that is proportional to VOUT.

![](_page_27_Figure_5.jpeg)

Figure 8. VOUT Sense for High-Side Applications

![](_page_27_Figure_7.jpeg)

Figure 9. DET Pin Waveform

The resistance of RDET is 300k $\Omega$  and a 1% tolerance resistor is recommended. In the low-side applications, the DET pin function is disabled and should be connected to the RT7220D GND.

#### <span id="page-27-0"></span>**17.7 VD Undervoltage Protection**

To avoid the RT7220D from mis-triggering VG during the AC OFF period, the SR function will be disabled when VD is lower than VVD\_UVP. Since VD is equal to (VOUT + VIN/NPS), the boundary VIN of VD undervoltage protection (VIN\_BOUNDARY) can be obtained according to the following equation:

VIN BOUNDARY =  $NPS X (VVD UVP - VOUT)$ 

where NPS is the primary-to-secondary turn ratio.

![](_page_28_Picture_0.jpeg)

![](_page_28_Figure_2.jpeg)

Figure 10. VD Undervoltage Protection

### <span id="page-28-0"></span>**17.8 Frequency Control Method**

When the power converter operates at high input voltage, higher output voltage and heavy load, the system will operate in ZVS mode, and the switching frequency is determined by the RT7220D. Before the primary-side MOSFET is turned on, the secondary-side MOSFET will be turned on shortly to generate a circulating current for achieving ZVS in primary-side MOSFET.

The RT7220D determines the switching frequency using a control voltage that includes the magnetic inductor Lm, the primary-to-secondary turn ratio NPS, the VOUT scaling ratio KVO, the inductor peak current Ipeak and the internal setting resistor RSET. VCTL can be expressed by the following equation:

 $VCTL = (10^{11} \times$  Kvo x Lm x Ipeak) / (3 x NPS x RSET)

The internal RSET can be calculated by the following equations:

$$
\begin{cases} \frac{1}{2} \times L_m \times (\text{I}_{peak})^2 \times f_{SW} \times \text{Eff.} = P_O \\ f_{SW} = f_{OSC\_MIN} + 271.4(kHz/V) \times (V_{CTL} - V_{FR\_EX}) \\ V_{CTL} = \frac{10^{11} \times K_{VO} \times L_m \times I_{peak}}{3 \times N_{PS} \times R_{SET}} \end{cases}
$$

### <span id="page-28-1"></span>**17.9 ZVS Operation**

When the converter operates in ZVS mode, the RT7220D detects the VD ringing to perform the ZVS operation. Once the VD ringing decreases to V<sub>OUT</sub> for the debounce time t<sub>D</sub> PEAK, the ZVS pulse is turned on. The adaptive ZVS pulse on-time is modulated by VD, VOUT and Rzvs.

![](_page_29_Picture_1.jpeg)

![](_page_29_Figure_2.jpeg)

Figure 11. ZVS Operation

The external Rzvs ranges from 200k $\Omega$  to 500k $\Omega$ , and a 1% tolerance resistor is recommended. The on-time of the ZVS pulse is limited from 450ns to  $4.4\mu s$ , and it can be expressed by the following equation:

 $\text{ton\_zvs} = (\text{V}_D \times \text{Rzvs}) / (1875 \times \text{V} \cdot \text{OUT}) - 200 \text{ (ns)}$ 

#### <span id="page-29-0"></span>**17.10 Design Considerations and PCB Layout Guide**

- ⚫ The bypass capacitor of VDD and VBIAS should be placed as close as possible to the RT7220D. It is recommended to use a low ESR MLCC capacitor of  $1\mu$ F or more to reduce ripple.
- The resistor between the VD pin and the drain of the SR MOSFET is necessary. It is recommended to use a 47 $\Omega$ resistor with a package larger than 0603.
- ⚫ To avoid IR voltage drop affecting the output voltage detection, the VDD pin must be connected to the output capacitor independently.
- To detect V<sub>DS</sub> accurately, VS, GND and PGND must be connected to the source of the SR MOSFET independently. The ground of C<sub>VBIAS</sub> and Rz<sub>VS</sub> should be connected to the exposed GND pad of RT7220D for noise isolation and the exposed GND should be connected to the other GND pins.
- ⚫ The SR MOSFET drive loop should be as short as possible to reduce EMI.
- ⚫ For high-side applications, the auxiliary winding for VDD is required, and the VDD capacitor must be larger than  $4.7<sub>µ</sub>F.$
- ⚫ For high-side applications, to detect the output voltage accurately, the DET pin resistor must be connected to the GND of the output capacitor independently. The resistor R<sub>DET</sub> between the DET pin and GND should be 300k $\Omega$ with a package of 0603 or larger.
- ⚫ Keep the IC out of the power loop to prevent abnormal operation from noise coupling. For four-layer PCB layout, the power loop should not pass through the  $2<sup>nd</sup>$  and  $3<sup>rd</sup>$  PCB layers under the RT7220D chip.

#### <span id="page-29-1"></span>**17.11 Thermal Considerations**

The junction temperature should never exceed the absolute maximum junction temperature TJ(MAX), listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

 $PD(MAX) = (TJ(MAX) - TA) / \theta JA$ 

where  $T_{J(MAX)}$  is the maximum junction temperature;  $T_A$  is the ambient temperature; and  $\theta_{JA}$  is the junction-toambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is normally 125°C. The junction-to-ambient thermal resistance,  $\theta$ <sub>JA</sub>, is highly package dependent. For a WQFN-16L 3x3 package, the thermal resistance,  $\theta$ JA, is 42.5°C/W on a standard JEDEC low effective-thermalconductivity two-layer test board. The maximum power dissipation at  $TA = 25^{\circ}C$  can be calculated as below:

PD(MAX) =  $(125^{\circ}C - 25^{\circ}C) / (42.5^{\circ}C/W) = 2.35W$  for a WQFN-16L 3x3 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed TJ(MAX) and the thermal resistance, θυλ. The derating curve in [Figure 12](#page-30-1) allows the designer to inspect the effect of rising ambient temperature on the maximum power dissipation.

![](_page_30_Figure_6.jpeg)

<span id="page-30-1"></span>Figure 12. Derating Curve of Maximum Power Dissipation

<span id="page-30-0"></span>**Note 8**. The information provided in this section is for reference only. The customer is solely responsible for the designing, validating, and testing your product incorporating Richtek's product and ensure such product meets applicable standards and any safety, security, or other requirements.

![](_page_31_Picture_1.jpeg)

### <span id="page-31-0"></span>**18 Outline Dimension**

![](_page_31_Figure_3.jpeg)

Note: The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

![](_page_31_Picture_178.jpeg)

**W-Type 16L QFN 3x3 Package**

32

### <span id="page-32-0"></span>**19 Footprint Information**

![](_page_32_Figure_3.jpeg)

![](_page_32_Picture_82.jpeg)

![](_page_33_Picture_1.jpeg)

### <span id="page-33-0"></span>**20 Packing Information**

### <span id="page-33-1"></span>**20.1 Tape and Reel Data**

![](_page_33_Figure_4.jpeg)

![](_page_33_Picture_228.jpeg)

![](_page_33_Figure_6.jpeg)

**C, D, and K are determined by component size. The clearance between the components and the cavity is as follows:** 

**- For 8mm carrier tape: 0.5mm max.**

![](_page_33_Picture_229.jpeg)

**RT7220D**

### <span id="page-34-0"></span>**20.2 Tape and Reel Packing**

![](_page_34_Picture_136.jpeg)

![](_page_34_Picture_137.jpeg)

![](_page_34_Picture_138.jpeg)

![](_page_35_Picture_1.jpeg)

#### <span id="page-35-0"></span>**20.3 Packing Material Anti-ESD Property**

![](_page_35_Picture_138.jpeg)

### **Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

#### **RICHTEK**

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

## **RT7220D**

### <span id="page-36-0"></span>**21 Datasheet Revision History**

![](_page_36_Picture_118.jpeg)