


# Highly-Integrated USB Type-C Power Delivery Controller with Built-In N-MOSFET Driver

## 1 General Description

The RT7202KNL is a USB Type-C Power Delivery (PD) controller, that mainly utilized in the secondary side for off-line AC-DC power converters. Through the high integration of control regulators and built-in N-MOSFET driver, more compact designs are easily implemented. The embedded MCU solution and Bi-phase Mark Coding (BMC) Transmitter are incorporated to handle PD protocol. Furthermore, the digital-to-analog (DAC) and analog-to-digital (ADC) converters are introduced to achieve high-precision control in various applications.

The recommended junction temperature range is  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ , and the ambient temperature range is  $-40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$ .

## 2 Ordering Information



### Note 1.

- Marked with <sup>(1)</sup> indicated: Compatible with the current requirements of IPC/JEDEC J-STD-020.
- Marked with <sup>(2)</sup> indicated: Richtek products are Richtek Green Policy compliant.

## 3 Features

- Protocol Support**
  - USB PD3.0 and PPS
- High Integration**
  - Wide Operating Range from 3.3V to 21V
  - Built-In Shunt Regulator for Constant-Voltage and Constant-Current Regulations
  - Built-In N-MOSFET Driver
  - Built-In Quick Discharge in VDD and USBP
  - Built-In VCONN Power and Switch
  - Linear Cable Compensation
  - Power Saving Mode Supported
  - Embedded MCU with 16kB OTP-ROM
  - Embedded BMC Transmitter
- Protection**
  - VDD Adaptive Overvoltage Protection (OVP)
  - VDD Adaptive Undervoltage Protection (UVP)
  - USBP Undervoltage Protection (USBP UVP)
  - CC1/CC2 Overvoltage Protection (IO OVP)
  - Overcurrent Protection (OCP)
  - Over-Temperature Protection (OTP)


## 4 Applications

- USB Type-C PD Controller in Source Application for Chargers/Adapters of Smartphone, Tablet, Notebook, and Other Electronics

## 5 Marking Information

For marking information, contact our sales representative directly or through a Richtek distributor located in your area.

## 6 Simplified Application Circuit




## Table of Contents

<b>1</b>	<b>General Description .....</b>	<b>1</b>
<b>2</b>	<b>Ordering Information.....</b>	<b>1</b>
<b>3</b>	<b>Features.....</b>	<b>1</b>
<b>4</b>	<b>Applications .....</b>	<b>1</b>
<b>5</b>	<b>Marking Information .....</b>	<b>2</b>
<b>6</b>	<b>Simplified Application Circuit.....</b>	<b>2</b>
<b>7</b>	<b>Pin Configuration .....</b>	<b>4</b>
<b>8</b>	<b>Functional Pin Description .....</b>	<b>4</b>
8.1	IO Type Definition .....	4
<b>9</b>	<b>Functional Block Diagram .....</b>	<b>5</b>
<b>10</b>	<b>Absolute Maximum Ratings.....</b>	<b>6</b>
<b>11</b>	<b>Recommended Operating Conditions .....</b>	<b>6</b>
<b>12</b>	<b>Electrical Characteristics.....</b>	<b>6</b>
<b>13</b>	<b>Typical Application Circuit.....</b>	<b>10</b>
<b>14</b>	<b>Typical Operating Characteristics.....</b>	<b>11</b>
<b>15</b>	<b>Operation .....</b>	<b>18</b>
15.1	Constant Voltage (CV) and Constant Current (CC) Regulators in Source Application .....	18
15.2	Current-Sense Amplifier .....	18
15.3	CC1/CC2 Interface .....	18
<b>16</b>	<b>Application Information.....</b>	<b>19</b>
16.1	AC-DC Source Port.....	19
16.2	Thermal Considerations .....	24
<b>17</b>	<b>Outline Dimension .....</b>	<b>26</b>
<b>18</b>	<b>Footprint Information.....</b>	<b>27</b>
<b>19</b>	<b>Packing Information.....</b>	<b>28</b>
19.1	Tape and Reel Data .....	28
19.2	Tape and Reel Packing .....	29
19.3	Packing Material Anti-ESD Property.....	30
<b>20</b>	<b>Datasheet Revision History.....</b>	<b>31</b>

## 7 Pin Configuration

(TOP VIEW)



SOP-10


## 8 Functional Pin Description

Pin No.	Pin Name	Type	Pin Function
1	GND	GND	Ground.
2	USBP	A/D IO	Control signal for Gate terminal of blocking N-MOSFET.
3	NC	--	No internal connection.
4	CC1	A/D IO	Type-C connector Configuration Channel 1, used to detect cable-plug event, determine the cable orientation, and supply VCONN power. Can be configured as ADC input.
5	CC2	A/D IO	Type-C connector Configuration Channel 2, used to detect cable-plug event, determine the cable orientation, and supply VCONN power. Can be configured as ADC input.
6	CSP	AI	Positive input of current-sense amplifier for sensing output current.
7	VFB	AI	Feedback input for constant-voltage loop.
8	IFB	AI	Feedback input for constant-current loop.
9	OPTO	A/D IO	Current-sink output connected to optocoupler. Can be configured as open-drain output.
10	VDD	PWR	Supply input voltage

### 8.1 IO Type Definition

- PWR: Power Pin
- GND: Ground Pin
- AI: Analog Input Pin
- A/D IO: Analog/Digital Input/Output Pin

## 9 Functional Block Diagram



## 10 Absolute Maximum Ratings

([Note 2](#))

- VDD, OPTO to GND ----- -0.3V to 28V
- USBP to GND----- -0.3V to 32V
- VFB, IFB, CC1, CC2, CSP to GND----- -0.3V to 6.5V
- Power Dissipation, PD @ TA = 25°C  
SOP-10----- 0.51W
- Package Thermal Resistance ([Note 3](#))  
SOP-10, θ<sub>JA</sub>----- 194.2°C/W  
SOP-10, θ<sub>JC</sub>----- 36.2°C/W
- Junction Temperature ----- 150°C
- Lead Temperature (Soldering, 10sec.) ----- 260°C
- Storage Temperature Range ----- -65°C to 150°C
- ESD Susceptibility ([Note 4](#))  
HBM (Human Body Model)----- 2kV

**Note 2.** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

**Note 3.** θ<sub>JA</sub> is measured under natural convection (still air) at T<sub>A</sub> = 25°C with the component mounted on a low effective-thermal-conductivity single-layer test board on a JEDEC 51-3 thermal measurement standard. θ<sub>JC</sub> is measured at the bottom of the package.

**Note 4.** Devices are ESD sensitive. Handling precautions are recommended.

## 11 Recommended Operating Conditions

([Note 5](#))

- Supply Input Voltage, VDD ----- 3.3V to 21V
- Junction Temperature Range ----- -40°C to 125°C
- Ambient Temperature Range ----- -40°C to 105°C

**Note 5.** The device is not guaranteed to function outside its operating conditions.

## 12 Electrical Characteristics

(T<sub>A</sub> = 25°C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>VDD Section</b>						
VDD Turn-On Threshold	V <sub>VDD_ON</sub>		2.9	3.05	3.2	V
VDD Turn-Off Threshold	V <sub>VDD_OFF</sub>		2.8	2.85	2.9	V
VDD Start-Up Current	I <sub>VDD_START</sub>	V <sub>DD</sub> = 2.8V	50	100	150	μA
VDD Nominal Current	I <sub>VDD_NOM</sub>	V <sub>DD</sub> = 5V	2.81	3.81	4.81	mA
VDD Idle-Mode Current	I <sub>VDD_IDLE</sub>	V <sub>DD</sub> = 5V	0.81	1.31	1.81	mA
VDD Green-Mode Current	I <sub>VDD_GREEN</sub>	V <sub>DD</sub> = 5V	310	460	610	μA

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
VDD Maximum Overvoltage Protection Threshold	VVDD_MAXOVP		23	24	25	V
VDD Adaptive Overvoltage Protection Threshold	VVDD_OVP	(Enable/Disable) ( <a href="#">Note 6</a> )	105	110	115	%
			110	115	120	
			115	120	125	
VDD Overvoltage Protection Deglitch	tVDD_OVP	( <a href="#">Note 7</a> )	25	30	35	μs
VDD Adaptive Undervoltage Protection Threshold	VVDD_UVP	(Enable/Disable) ( <a href="#">Note 6</a> )	80	85	90	%
			85	90	95	
VDD Undervoltage Protection Deglitch	tVDD_UVP	( <a href="#">Note 7</a> )	30	50	70	μs
VDD Threshold for CC1/CC2 Overvoltage Protection	VVDD_IOOVP		5.75	6	6.25	V
VDD Constant-Discharge Current	IDIS_VDD	VDD > 3.3V ( <a href="#">Note 6</a> )	63	90	117	mA
			84	120	156	
			120	150	180	
			150	180	210	

**VFB/IFB/OPTO Regulator Section**

VFB Resistor Divider for Voltage Feedback	RVFB	RVFB = RVFB1 + RVFB2 RVFB1: VDD to VFB RVFB2: VFB to GND	294	420	546	kΩ
VFB Resistor Divider Scaling Factor for Voltage Feedback	KVFB		9.9	10	10.1	--
Standby Reference Voltage for CV Regulator	VREF_CV_ST		0.485	0.5	0.515	V
Typical Reference Voltage from DAC for CV Regulator	VREF_CV		0.152	--	2.2	V
Typical Reference Voltage from DAC for CC Regulator	VREF_CC	VDD > 3.3V	0	--	1.5	V
Ratio of Change in Reference Voltage to Change in OPTO Voltage	ΔVREF/ΔVOPTO	VOPTO = 25V to VREF ( <a href="#">Note 7</a> )	-2.4	-1.2	-0.1	mV/V
OPTO Dynamic Impedance	ZOPTO	VOPTO = VREF, IOPTO = 1mA, f < 1kHz ( <a href="#">Note 7</a> )	0.1	0.22	0.5	Ω
OPTO Turn-On Sinking Current Capability	IOPTO_ON	VDD = 5V, VOPTO = 3V ( <a href="#">Note 7</a> )	0	--	120	mA
OPTO Turn-On Impedance	ROPTO_ON	IOPTO = 20mA	1	--	200	Ω
OPTO Pull-Up Impedance	Rp_OPTO	OPTO shorted to VDD (Enable/Disable)	1	--	200	Ω
OPTO Pull-Down Impedance	Rd_OPTO	OPTO shorted to GND (Enable/Disable)	1	--	200	Ω


Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>CSP Section</b>						
Current-Sense Amplifier Gain	Kcs	(Note 6)	19.8	20	20.2	V/V
			29.7	30	30.3	
Current-Sense Amplifier Output Offset Voltage	VCS_OFFSET		0.36	0.4	0.44	V
Current-Sense Amplifier Unit Gain Bandwidth		(Note 7)	1000	--	5000	kHz
Current-Sense Amplifier Output Threshold for Exit Power-Saving Mode	VCS_PSM_EX	VCS_PSM_EX = VCSP x KCS + Vcs_Offset (Enable/Disable) (Note 6)	0.41	0.45	0.49	V
			0.51	0.55	0.59	
Cable-Compensation Resistance	RCABLE_COMP	(Enable/Disable) (Note 6)	40	50	60	mΩ
			65	75	85	
			90	100	110	
			105	125	145	
			130	150	170	
			180	200	220	
			230	250	270	
Cable-Compensation Transconductance Amplifier Bandwidth		(Note 7)	20	--	65	kHz
<b>CC1/CC2 Section</b>						
CC1/CC2 Open-Circuit Voltage	VCC_OC	VDD > 5V	2.9	3.25	3.6	V
CC1/CC2 Leakage Current	ICC_LK	VDD = 0V, VCC = 5V	0	--	0.2	μA
CC1/CC2 Cable-Detached Threshold	VCC_CD		2.5	2.6	2.7	V
CC1/CC2 Overvoltage Protection Threshold	VCC_OVP	(Note 6)	4.2	4.35	4.5	V
			3.85	4	4.15	
CC1/CC2 Overvoltage Protection Debounce	tCC_OVP	(Note 6) (Note 7)	0.095	0.1	0.105	ms
			0.95	1	1.05	
CC1/CC2 Sourcing Current Source	ISRC_CC	VDD > VDD_ON (Enable/Disable) (Note 6)	76	80	84	μA
			171	180	189	
			304	330	356	
CC1/CC2 BMC Transmitter Tx Output-High Voltage	VOH_CC		1.05	1.125	1.2	V
CC1/CC2 BMC Transmitter Tx Output-Low Voltage	VOL_CC		0	0.0375	0.075	V
CC1/CC2 BMC Transmitter Tx Rise Time	tRISE_CC	CLOAD < 470pF	300	--	700	ns
CC1/CC2 BMC Transmitter Tx Fall Time	tFALL_CC	CLOAD < 470pF	300	--	700	ns

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
CC1/CC2 BMC Transmitter Rx Input-High Voltage	VIH_CC	(Note 6)	0.8	0.9	1	V
			0.7	0.8	0.9	
			0.6	0.7	0.8	
			0.5	0.6	0.7	
CC1/CC2 BMC Transmitter Rx Input-Low Voltage	VIL_CC	(Note 6)	VIH_CC - 0.1	VIH_CC - 0.1	VIH_CC - 0.1	V
CC1/CC2 VCONN Voltage	VCONN	VDD = 5V, I <sub>VCONN</sub> = 0mA	3.8	4	4.2	V
		VDD = 5V, I <sub>VCONN</sub> = 30mA	3.3	--	3.5	
CC1/CC2 VCONN Short-Circuit Current	I <sub>VCONN_SC</sub>		45	70	95	mA
<b>USBP Section</b>						
USBP Undervoltage Protection Threshold	V <sub>USBP_UVP</sub>		V <sub>DD</sub> + 4	V <sub>DD</sub> + 4.5	V <sub>DD</sub> + 5	V
USBP Undervoltage Protection Deglitch	t <sub>USBP_UVP</sub>	(Note 7)	30	50	70	μs
USBP Undervoltage Protection Masking Time	t <sub>USBP_UVP_MASK</sub>	Masking time for USBP UVP after N-MOSFET driver on (Note 7)	45	50	55	ms
USBP Output-High Voltage	V <sub>OH_USB</sub>	R <sub>LOAD</sub> = 10MΩ	V <sub>DD</sub> + 7	V <sub>DD</sub> + 8.5	V <sub>DD</sub> + 10	V
		R <sub>LOAD</sub> = 1MΩ	V <sub>DD</sub> + 5	--	V <sub>DD</sub> + 10	
USBP Maximum Output-High Voltage	V <sub>OH_USB_MAX</sub>		30	31	32	V
USBP Output-Low Voltage	V <sub>OL_USB</sub>	(Note 7)	0.1	0.5	1	V
USBP Output-High Impedance	R <sub>OH_USB</sub>	(Note 7)	10	--	1000	MΩ
USBP Output-Low Impedance	R <sub>OL_USB</sub>	(Note 6)	350	500	650	Ω
		(Note 7)	1.89	2.7	3.55	kΩ
		V <sub>DD</sub> < V <sub>VDD_OFF</sub> (Note 7)	3.08	4.4	5.72	kΩ
<b>Accuracy Section</b>						
Voltage Regulation Accuracy	E <sub>VOUT</sub>	V <sub>OUT</sub> = 3.3V to 21V, I <sub>OUT</sub> = 1A to 5A	-100	--	100	mV
Current Regulation Accuracy	E <sub>IOUT</sub>	V <sub>OUT</sub> = 3.3V to 21V, I <sub>OUT</sub> = 1A to 5A, R <sub>CS</sub> = 1% accuracy	-150	--	150	mA
Internal Thermal Sensor Accuracy	E <sub>Ts</sub>	T <sub>C</sub> = -40°C to 105°C	-7	--	7	°C







**Note 6.** Register option by OTP program.







**Note 7.** Guaranteed by design.







## 13 Typical Application Circuit















## 14 Typical Operating Characteristics
























## 15 Operation

### 15.1 Constant Voltage (CV) and Constant Current (CC) Regulators in Source Application

The RT7202KNL integrates a shunt regulator for CV and CC regulations. Both outputs of CV and CC regulators are connected to OPTO in parallel as the analog output. The operation of each feedback loop is similar to that of TL431-based regulator. However, the wider operating range of OPTO, from 0.3V to 25V, improves the design of power converters with a wider output range. If the voltage related to VDD,  $V_{DD}$ , is still below the turn-on threshold,  $V_{VDD\_ON}$ , OPTO will keep in high impedance to ensure a soft-start-up sequence. The reference voltages,  $V_{REF\_CV}$  and  $V_{REF\_CC}$ , are analog outputs from the embedded DACs which provide 10mV-resolution and 10mA-resolution for each CV and CC regulations.

### 15.2 Current-Sense Amplifier

The current in the power-ground bus can be sensed by an external current-sense resistor,  $R_{CS}$ . In order to minimize the power loss of  $R_{CS}$  and the noise, a differential amplifier with output gain,  $K_{CS}$ , and output offset,  $V_{CS\_OFFSET}$ , is integrated.

### 15.3 CC1/CC2 Interface

The specific I/O pins, CC1/CC2, are integrated to handle USB Type-C compliance and PD protocol. When the RT7202KNL configured as a Source device, the optional current capabilities of 80 $\mu$ A, 180 $\mu$ A, and 330 $\mu$ A, provided by each of CC1 and CC2, will be advertised to a Sink device, implying the USB Type-C current of default, 1.5A, and 3.0A respectively.

## 16 Application Information

([Note 8](#))

### 16.1 AC-DC Source Port

#### 16.1.1 Voltage Sense and Current Sense

The RT7202KNL integrates a resistor divider, RVFB, for voltage feedback as shown in [Figure 1](#). The voltage related to VDD, VDD is determined as:

$$V_{DD} = K_{VFB} \times V_{VFB}$$

$$K_{VFB} = (R_{VFB1} + R_{VFB2}) / R_{VFB2} = 10$$

The RT7202KNL also integrates a differential amplifier so that the sensed current, Ics, through the current-sense resistor, Rcs, is determined as:

$$I_{CS} = (V_{IFB} - V_{CS\_OFFSET}) / (R_{CS} \times K_{CS})$$

#### 16.1.2 Constant-Voltage (CV) and Constant-Current (CC) Regulations

For the CV loop, VDD is determined by the reference voltage of CV regulator, VREF\_CV. For the CC loop, Ics is determined by the reference voltage of CC regulator, VREF\_CC. Two loops incorporate an error amplifier respectively and both of them are connected to OPTO, driving the sinking current from the external circuit with an optocoupler and a resistor, RD, in series to VDD. The optocoupler transfers the compensation signal from the secondary side to the primary side. Note that for better linearity of the compensation range, RD is suggested to be designed for satisfying the maximum COMP current of PWM controller, ICOMP\_MAX, at the minimum voltage related to VDD, VDD\_MIN.

$$\frac{(V_{DD\_MIN} - V_F - 0.3V)}{R_D} \times CTR \geq I_{COMP\_MAX}$$

CTR: Current transfer ratio of the optocoupler

VF: Forward voltage of the optocoupler

0.3V: The threshold of OPTO voltage for driving the minimum OPTO sinking current

#### 16.1.3 Linear Cable Compensation

A transconductance amplifier is integrated for linear cable compensation. The compensation voltage, VCABLE\_COMP, is determined as:

$$V_{CABLE\_COMP} = I_{CS} \times R_{CABLE\_COMP}$$

In addition, a programmable solution is reserved by ADC-measurement as a proprietary function.




Figure 1. Application Circuit for CV and CC Regulations

#### 16.1.4 Power Sequence

When start-up, VREF\_CV is set to the standby reference voltage, VREF\_CV\_ST, and then VDD is regulated to 5V. Once a Type-C cable attached, the Sink port will deliver power request back to the embedded MCU, changing VREF\_CV and regulating VDD to the correspond voltage level. In contrary, once the Type-C cable detached, the embedded MCU will enter power-saving mode and back to 5V.

#### 16.1.5 Rising and Falling Regulation

As shown in [Figure 2](#), when PD protocol established, VREF\_CV can be set by the request of the Sink port. Both rise and fall time of VDD must meet PD compliance, defined as 275ms. The slope of VREF\_CV during rising interval, SRISE, can be determined as:

$$S_{RISE} \geq \frac{V_{DD\_MAX} - V_{DD\_MIN}}{275ms - 25ms}$$

V<sub>DD\_MAX</sub>: Maximum voltage request

V<sub>DD\_MIN</sub>: Minimum voltage request

275ms: Rise and fall time of PD compliance

25ms: Time margin from transient response of system

During the falling interval, the constant-discharge current, IDIS\_VDD, is enabled. The capability of IDIS\_VDD must take the output capacitors of system, C<sub>OUT</sub>, in consideration. IDIS\_VDD can be determined as:

$$I_{DIS\_VDD} \geq C_{OUT} \times \frac{V_{DD\_MAX} - V_{DD\_MIN}}{275ms - 25ms}$$

The slope of VREF\_CV during falling interval, SFALL, can be determined as:

$$\frac{V_{DD\_MAX} - V_{DD\_MIN}}{275ms - 25ms} \leq S_{FALL} \leq \frac{I_{DIS\_VDD}}{C_{OUT}}$$




Figure 2. Rising and Falling Regulation

#### 16.1.6 Programmable Shutdown Flow from Protections

The RT7202KNL can achieve multiple behaviors for any abnormal condition occurs.

- Auto-Recovery

Once the embedded MCU receives the fault flags from the algorithm or peripheral circuits designed for protection, the blocking N-MOSFET will be immediately turned off and simultaneously VDD is forced down to V<sub>VDD\_OFF</sub> by pulling V<sub>OPTO</sub> down. After V<sub>DD</sub> turned-off, V<sub>OPTO</sub> is released and V<sub>DD</sub> is powered up again.

- Output-Latch

Once the embedded MCU receives the fault flags from the algorithm or peripheral circuits designed for protection, the blocking N-MOSFET will be immediately turned off and simultaneously VDD is set back to 5V. To recover the system, the output cable must be removed and then attached again.

- Power-Latch

Once the embedded MCU receives the fault flags from the algorithm or peripheral circuits designed for protection, the blocking N-MOSFET will be immediately turned off and simultaneously VDD is set back to 5V. After that, V<sub>OPTO</sub> is pulled high to trigger the protection from the primary-side PWM controller, which is supposed to be a latch behavior. To recover the system, the AC cable must be removed and then attached again.

#### 16.1.7 Over/Undervoltage Protection (OVP/UVP)

As shown in [Figure 3](#) and [Figure 4](#), the RT7202KNL provides a quick-interruption solution to turn off the blocking N-MOSFET when either overvoltage or undervoltage condition occurs in VDD, such as the malfunction of feedback loop due to aging of the optocoupler. Once VDD is higher than the overvoltage protection threshold, V<sub>VDD\_OVP</sub>, over the deglitch time, t<sub>VDD\_OVP</sub>, or VDD is lower than the undervoltage protection threshold, V<sub>VDD\_UVP</sub>, over the deglitch time, t<sub>VDD\_UVP</sub>, the blocking N-MOSFET will be turned off immediately. Meanwhile, a fault flag will deliver to the embedded MCU. Besides, a programmable solution is reserved by ADC-measurement as a proprietary function.




Figure 3. Timing Sequence of OVP with Auto-Recovery




Figure 4. Timing Sequence of UVLP with Auto-Recovery

#### 16.1.8 CC1/CC2 Overvoltage Protection (IO OVP)

In order to prevent the damage of CC1/CC2 from the abnormal contact to VBUS at the USB Type-C receptacle, a quick-interruption solution is designed to turn off the blocking N-MOSFET as shown in [Figure 5](#). Once VDD is higher than the threshold for CC1/CC2 overvoltage protection,  $V_{VDD\_IOOVP}$ , and the voltage related to CC1/CC2, Vcc is higher than the CC1/CC2 overvoltage protection threshold,  $V_{CC\_OVP}$ , over the debounce time,  $t_{CC\_OVP}$ , the blocking N-MOSFET will be turned off immediately. Meanwhile, a fault flag will deliver to the embedded MCU.




Figure 5. Timing Sequence of CC1/CC2 OVP with Auto-Recovery

#### 16.1.9 Overcurrent Protection (OCP)

The RT7202KNL provides a programmable solution by ADC-measurement to achieve overcurrent protection as shown in [Figure 6](#). Once  $I_{CS}$  is higher than the programming threshold,  $I_{OCP\_ADC}$ , over a debounce time,  $t_{OCP\_ADC}$ , the programmable shutdown flow will be triggered.




Figure 6. Timing Sequence of OCP with Output-Latch

#### 16.1.10 Over-Temperature Protection (OTP)

A programmable solution by ADC-measurement to achieve over-temperature protection is designed as shown in [Figure 7](#). If any of specific I/O pins, CC1/CC2, can be defined as general purpose I/O, the internal sourcing current source,  $I_{SRC\_CC}$ , will be set to  $80\mu A$ . By using an NTC/PTC connected between CC1/CC2 and GND, the ambient in the specific region can be monitored. Once the voltage related to CC1/CC2,  $V_{CC}$ , is lower than the over-temperature threshold,  $V_{OTP\_ADC}$ , over a debounce time,  $t_{OTP\_ADC}$ , the programmable shutdown flow will be triggered.




Figure 7. Timing Sequence of OTP with Power-Latch

## 16.2 Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature  $T_{J(MAX)}$ , listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where  $T_{J(MAX)}$  is the maximum junction temperature;  $T_A$  is the ambient temperature; and  $\theta_{JA}$  is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance,  $\theta_{JA}$ , is highly package dependent. For a SOP-10 package, the thermal resistance,  $\theta_{JA}$ , is 194.2°C/W on a standard JEDEC 51-3 low effective-thermal-conductivity single-layer test board. The maximum power dissipation at  $T_A = 25^\circ\text{C}$  can be calculated as below:

$$P_{D(MAX)} = (125^\circ\text{C} - 25^\circ\text{C}) / (194.2^\circ\text{C}/\text{W}) = 0.51\text{W}$$

for a SOP-10 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed  $T_{J(MAX)}$  and the thermal resistance,  $\theta_{JA}$ . The derating curve in [Figure 8](#) allows the designer to estimate the effect of rising ambient temperature on the maximum power dissipation.





Figure 8. Derating Curve of Maximum Power Dissipation

**Note 8.** The information provided in this section is for reference only. The customer is solely responsible for designing, validating, and testing any applications incorporating Richtek's product(s). The customer is also responsible for applicable standards and any safety, security, or other requirements.


## 17 Outline Dimension



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	4.800	5.000	0.189	0.197
B	3.800	4.000	0.150	0.157
C	1.300	1.750	0.051	0.069
D	0.300	0.500	0.012	0.020
F	1.000		0.039	
H	0.100	0.250	0.004	0.010
I	0.050	0.250	0.002	0.010
J	5.800	6.200	0.228	0.244
M	0.400	1.270	0.016	0.050

10-Lead SOP Plastic Package


## 18 Footprint Information




Package	Number of Pin	Footprint Dimension (mm)						Tolerance
		P	A	B	C	D	M	
SOP-10	10	1.00	6.80	4.20	1.30	0.70	4.70	±0.10

## 19 Packing Information

### 19.1 Tape and Reel Data



Package Type	Tape Size (W1) (mm)	Pocket Pitch (P) (mm)	Reel Size (A)		Units per Reel	Trailer (mm)	Leader (mm)	Reel Width (W2) Min./Max. (mm)
			(mm)	(in)				
SOP-10	12	8	330	13	3,500	160	600	12.4/14.4



Tape Size	W1			P		B		F		ØJ		H
	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.
12mm	12.3mm	7.9mm	8.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	0.6mm		

## 19.2 Tape and Reel Packing

Step	Photo/Description	Step	Photo/Description
1	 Reel 13"	4	 1 reel per inner box <b>Box G</b>
2	 HIC & Desiccant (2 Unit) inside	5	 6 inner boxes per outer box
3	 Caution label is on backside of Al bag	6	 Outer box <b>Carton A</b>

Package	Container	Reel		Box			Carton		
		Size	Units	Item	Reels	Units	Item	Boxes	Units
SOP-10		13"	3,500	Box G	1	3,500	Carton A	6	21,000

### 19.3 Packing Material Anti-ESD Property

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
$\Omega/\text{cm}^2$	<b><math>10^4 \text{ to } 10^{11}</math></b>					

### Richtek Technology Corporation

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City

Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

**RICHTEK**

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2024 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.

[www.richtek.com](http://www.richtek.com)

RT7202KNL\_DS-00 June 2024

## 20 Datasheet Revision History

Version	Date	Description	Item
00	2024/6/4	Final	Ordering Information on P1 Functional Pin Description on P4 Application Information on P19