

# Programmable USB PD Sink Controller

## 1 General Description

The RT7202KLC is a USB Power Delivery (PD) controller with an embedded MCU solution that is utilized on the consumer side. It supports the attaching and orientation detection of the USB Type-C. The physical layer of USB PD and BMC transceiver are also integrated. In addition, the RT7202KLC provides several monitoring and programmable solutions for the occurrence of abnormal conditions.

The recommended junction temperature range is  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ , while the ambient temperature range is  $-40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$ .


## 2 Ordering Information

RT7202KLC□□-□	<b>Programmed Firmware Code AABBX<sup>(1)</sup></b>
	AA: Application Code
	BB: Model Code
	X: Customer Approved Version Code
	<b>Package Type<sup>(2)</sup></b>
	QW: WQFN-24L 4x4 (W-Type) (Exposed Pad: Option 2)
	<b>Lead Plating System</b>
	G: Richtek Green Policy Compliant <sup>(3)</sup>

### Note 1.

- Marked with <sup>(1)</sup> indicated: AABBX is optional, for firmware inside IC only.
- Marked with <sup>(1)</sup> indicated: Compatible with the current requirements of IPC/JEDEC J-STD-020.
- Marked with <sup>(2)</sup> indicated: Richtek products are Richtek Green Policy compliant.

## 6 Simplified Application Circuit




## Table of Contents

1	General Description.....	1	15.1	Power Structure .....	18
2	Ordering Information.....	1	15.2	Current Sense Amplifier .....	18
3	Features.....	1	15.3	External Temperature Sensing .....	18
4	Applications .....	1	15.4	Open-Drain Driver of the VBUS Pin .....	18
5	Marking Information .....	1	15.5	Blocking N-MOSFET Control.....	19
6	Simplified Application Circuit.....	1	15.6	I <sup>2</sup> C Communication .....	19
7	Pin Configuration.....	3	16	Application Information.....	20
8	Functional Pin Description .....	3	16.1	Thermal Considerations .....	20
9	Functional Block Diagram.....	4	17	Outline Dimension .....	21
10	Absolute Maximum Ratings.....	5	18	Footprint Information.....	22
11	Recommended Operating Conditions.....	5	19	Packing Information.....	23
12	Electrical Characteristics .....	5	19.1	Tape and Reel Data.....	23
13	Typical Application Circuit.....	10	19.2	Tape and Reel Packing .....	24
14	Typical Operating Characteristics .....	11	19.3	Packing Material Anti-ESD Property.....	25
15	Operation.....	18	20	Datasheet Revision History.....	26

## 7 Pin Configuration

(TOP VIEW)



WQFN-24L 4x4

## 8 Functional Pin Description


Pin No.	Pin Name	Type	Pin Function
1	RT	A/D IO	Remote thermal sensor connection node for over-temperature protection. Can be configured as sourcing current and ADC input.
2	VTR	AI	Transformer voltage sense node. Can be configured as sourcing current and ADC input.
3, 4, 8, 12, 15, 19, 24	NC	NC	No internal connection.
5	OPTO	AO	Current-source output of control regulator for optocoupler connection. Can be configured as open-drain output and ADC input.
6, 18	GND	GND	Ground.
7	VDD	PWR	Supply input voltage.
9	GPIO1	A/D IO	General purpose input/output. Can be configured as open-drain output, sourcing current, and ADC input.
10	GPIO2	A/D IO	General purpose input/output. Can be configured as I <sup>2</sup> C-SDA, open-drain output, sourcing current, and ADC input.
11	GPIO3	A/D IO	General purpose input/output. Can be configured as I <sup>2</sup> C-SCL, open-drain output, sourcing current, and ADC input.
13	CS+	AI	Positive input of a current-sense amplifier for output current sensing.
14	CS-	AI	Negative input of a current-sense amplifier for output current sensing.
16	USBP	D IO	Control signal of a blocking N-MOSFET.
17	VBUS	A IO	VBUS sensing and bleeder connection node to provide another path to discharge the VBUS capacitor. Can be configured as ADC input.
20	D-	A/D IO	USB D- channel for BC1.2. Does not support USB data transmission.
21	D+	A/D IO	USB D+ channel for BC1.2. Does not support USB data transmission.
22	CC2	A/D IO	Type-C connector Configuration Channel (CC) 2, used to detect a cable plug event and determine the cable orientation.

Pin No.	Pin Name	Type	Pin Function
23	CC1	A/D IO	Type-C connector Configuration Channel (CC) 1, used to detect a cable plug event and determine the cable orientation.
25 (Exposed Pad)	GND	GND	Power ground. The exposed pad must be connected to GND and well-soldered to a large PCB copper area for maximum power dissipation.

### 8.1 IO Type Definition

- A/D IO: Analog/Digital Input/Output Pin
- AI: Analog Input Pin
- AO: Analog Output Pin
- A IO: Analog Input/Output Pin
- D IO: Digital Input/Output Pin
- GND: Ground Pin
- PWR: Power Pin

## 9 Functional Block Diagram



## 10 Absolute Maximum Ratings

([Note 2](#))

- USBP to GND ----- -0.3V to 32V
- VDD, VBUS, CS+, CS- to GND ----- -0.3V to 28V
- OPTO, VTR, GPIO1, GPIO2, GPIO3, CC1, CC2, D+, D-, RT to GND ----- -0.3V to 6.5V
- Power Dissipation, PD @ TA = 25°C  
WQFN-24L 4x4----- 2.52W
- Package Thermal Resistance ([Note 3](#))  
WQFN-24L 4x4, θJA ----- 39.6°C/W  
WQFN-24L 4x4, θJC ----- 7.1°C/W
- Junction Temperature ----- 150°C
- Lead Temperature (Soldering, 10 sec.)----- 260°C
- Storage Temperature Range ----- -65°C to 150°C
- ESD Susceptibility ([Note 4](#))  
HBM (Human Body Model) ----- 2kV

**Note 2.** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

**Note 3.** θJA is simulated under natural convection (still air) at TA = 25°C with the component mounted on a low effective-thermal-conductivity two-layer test board on a JEDEC thermal measurement standard. θJC is simulated at the exposed pad of the package.

**Note 4.** Devices are ESD sensitive. Handling precautions are recommended.

## 11 Recommended Operating Conditions

([Note 5](#))

- Supply Input Voltage, VDD----- 3V to 22V
- Junction Temperature Range----- -40°C to 125°C
- Ambient Temperature Range----- -40°C to 105°C

**Note 5.** The device is not guaranteed to function outside its operating conditions.

## 12 Electrical Characteristics

(TA = 25°C, unless otherwise specified.)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>VDD Section</b>						
VDD Turn-On Threshold	V <sub>VDD_ON</sub>		2.9	3.05	3.2	V
VDD Turn-Off Threshold	V <sub>VDD_OFF</sub>		2.8	2.85	2.9	V
VDD Turn-On/Off Hysteresis	V <sub>VDD_HYS</sub>		0.1	0.2	0.3	V
VDD Start-Up Current	I <sub>DD_START</sub>	VDD = 2.8V	--	200	300	µA

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit	
VDD Operating Current	I <sub>DD_OP</sub>	1. V <sub>DD</sub> = 5V 2. Disable VTR function	--	5.5	6.6	mA	
VDD Sleep-Mode Current	I <sub>DD_SLEEP</sub>	1. V <sub>DD</sub> = 5V 2. Disable VTR function	--	1.8	2.2	mA	
VDD Green-Mode Current	I <sub>DD_GREEN</sub>	1. V <sub>DD</sub> = 5V 2. Disable VTR function	--	950	1150	μA	
Maximum VDD Overvoltage Protection Threshold	V <sub>MAX_VDD_OVP</sub>		23	24	25	V	
VDD Overvoltage Protection Deglitch Time	t <sub>D_VDD_OVP</sub>	(Note 6)	25	30	35	μs	
MCU Operating Frequency	f <sub>Osc MCU</sub>	V <sub>DD</sub> > 2.8V	5.13	5.4	5.67	MHz	
Maximum ADC Sense Voltage	V <sub>ADC_MAX</sub>	With 11-bit analog to digital converter	2.178	2.2	2.222	V	
<b>OPTO Section</b>							
OPTO Pull-Low Impedance for CV Open Loop	R <sub>L_OPTO</sub>	OPTO shorted to GND by register setting	--	--	200	Ω	
<b>Current Sense Section</b>							
Register-Programmable Current-Sense Voltage Gain	K <sub>CS</sub>		39.6	40	40.4	V/V	
Current-Sense Amplifier Output Offset Voltage	V <sub>OFFSET_CS</sub>		0.36	0.4	0.44	V	
<b>RT Section</b>							
Open Loop Voltage	V <sub>RT_OP</sub>	V <sub>DD</sub> = 5V, I <sub>BIAS_RT</sub> = 95μA	3.6	4	4.4	V	
Register-Programmable Internal Bias Current	I <sub>BIAS_RT</sub>	V <sub>DD</sub> > 3V (Note 6)	95	100	105	μA	
			18	20	22		
			4.5	5	5.5		
			Open				
<b>GPIO1 Section</b>							
Open-Loop Voltage	V <sub>GP1_OP</sub>	V <sub>DD</sub> = 5V, I <sub>BIAS_GP</sub> = 950μA	3.6	4	4.4	V	
Register-Programmable Internal Bias Current	I <sub>BIAS_GP1</sub>	V <sub>DD</sub> > 3V (Note 6)	900	1150	1400	μA	
			95	100	105		
			18	20	22		
			Open				
<b>GPIO2 (SDA), GPIO3 (SCL) Section (I<sup>2</sup>C)</b>							
Open-Loop Voltage	V <sub>GP_OP</sub>	V <sub>DD</sub> = 5V, I <sub>BIAS_GP</sub> = 95μA	3.6	4	4.4	V	
Register-Programmable Internal Bias Current	I <sub>BIAS_GP</sub>	V <sub>DD</sub> > 3V (Note 6)	95	100	105	μA	
			18	20	22		
			4.5	5	5.5		
			Open				


Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Input High Trip Voltage	V <sub>IH_I2C</sub>		1.3	--	--	V
Input Low Trip Voltage	V <sub>IL_I2C</sub>		--	--	0.4	V
<b>VBUS Section</b>						
Maximum VBUS Discharge Current	I <sub>VBUS_DIS</sub>		2	--	30	mA
Pull-Low Impedance	R <sub>L_VBUS</sub>	I <sub>VBUS_MAX</sub> = 20mA	0.7	1	1.3	kΩ
<b>D+, D- Section</b>						
Register-Programmable Pull-High Resistance	R <sub>H_DPDM</sub>	(Note 6)	Open			kΩ
			10	12.5	15	
Pull-Low Resistance	R <sub>L_DPDM</sub>	(Note 6)	Open			kΩ
			16	20	24	
Register-Programmable Output High Voltage	V <sub>OH_OP</sub>	V <sub>DD</sub> = 5V, R <sub>L</sub> = 15kΩ (Note 6)	Open Drain			V
	V <sub>OH_3.3V</sub>		2.97	3.3	3.63	
	V <sub>OH_1.8V</sub>		1.62	1.8	1.98	
	V <sub>OH_4.6V</sub>		4.1	4.6	5.1	
Output Low Voltage	V <sub>OL_OP</sub>	R <sub>L</sub> = 15kΩ	--	--	0.2	V
	V <sub>OL_3.3V</sub>					
	V <sub>OL_1.8V</sub>					
	V <sub>OL_4.6V</sub>					
Register-Programmable DP/DM Overvoltage Protection Threshold	V <sub>DPDM_OVP</sub>	1. Turn off blocking MOSFET or not by register setting 2. Send a flag to MCU 3. V <sub>DD</sub> > 5.5V	4.2	4.35	4.5	V
			3.85	4	4.15	
Register-Programmable DP/DM Overvoltage Protection Debounce Time	t <sub>DPDM_OVP</sub>	(Note 6)	0.04	0.055	0.7	ms
			0.11	0.13	0.15	
			0.9	1	1.1	
			4.7	5	5.3	
<b>CC1, CC2 Section</b>						
Output High Voltage	V <sub>OH_CC</sub>		1.05	1.125	1.2	V
Output Low Voltage	V <sub>OL_CC</sub>		0	0.0375	0.075	V
Register-Programmable Input High Trip Voltage	V <sub>IH_CC</sub>		0.7	0.8	0.9	V
			0.6	0.7	0.8	
			0.5	0.6	0.7	
			0.4	0.5	0.6	
Register-Programmable Input Low Trip Voltage	V <sub>IL_CC</sub>		0.4	0.5	0.6	V
			0.3	0.4	0.5	
			0.2	0.3	0.4	
			0.1	0.2	0.3	

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit	
Open Loop Voltage for CC1/CC2 Sourcing Current	VCC_OP		2.9	3.25	3.6	V	
Register-Programmable Sourcing Current	ICC_SRC		High Impedance			$\mu\text{A}$	
			76	80	84		
			171	180	189		
			304	330	356		
CC1/CC2 Comparison Threshold for Cable Detection	VCC_CD	1. VDD > 3V 2. Disable/Enable by register 3. Send a flag to MCU	2.5	2.6	2.7	V	
Register-Programmable CC1/CC2 Comparison Threshold for VBUS Short Detection	VCC_OVP	1. Turn off blocking MOSFET or not by register setting 2. Send a flag to MCU 3. VDD > 5.5V <a href="#">(Note 6)</a>	4.2	4.35	4.5	V	
			3.85	4	4.15		
Register-Programmable CC1/CC2 Cable Detection and Overvoltage Protection Debounce Time	tCC_OVP	<a href="#">(Note 6)</a>	0.04	0.055	0.7	ms	
			0.11	0.13	0.15		
			0.9	1	1.1		
			4.7	5	5.3		
VCONN Voltage	VVCONN		4.8	--	5	V	
			3.3	--	--		
VCONN Short-Circuit Current	I <sub>VCONN_SC</sub>		45	70	95	mA	
<b>USBP Section</b>							
USBP Output High Voltage	V <sub>OH_USB</sub> P	R <sub>L</sub> = 10M $\Omega$	VDD + 7	VDD + 8.5	VDD + 10	V	
Maximum USBP Output High Voltage	V <sub>OH_MAX_USB</sub> P		30	31	32	V	
Register-Programmable Pull-Low Resistance when VBUS Drop Protection	R <sub>OL_VBUSDR_USB</sub> P	If VBUS drop protection is triggered and VDD > V <sub>USB</sub> P, then R <sub>USB</sub> P = R <sub>OL_VBUSDR_USB</sub> P	7	10	13	$k\Omega$	
			14	20	26		
Pull-Low Resistance when USBP Turn-Off	R <sub>OL_USBPOFF</sub> P	If VBUS drop protection is triggered and V <sub>USB</sub> P > VDD, then R <sub>USB</sub> P = R <sub>OL_USBPOFF</sub> P	1.62	2.7	3.78	$k\Omega$	
Pull-Low Resistance when VDD UVLO	R <sub>OL_UVLO_USB</sub> P	If VDD < V <sub>D<sub>OFF</sub></sub> , then R <sub>USB</sub> P = R <sub>OL_UVLO_USB</sub> P	3.08	4.4	5.72	$k\Omega$	
<b>VTR Section</b>							
Open-Loop Voltage	V <sub>VTR_OP</sub>	VDD = 5V, I <sub>VTR</sub> = 95 $\mu\text{A}$	3.6	4	4.4	V	
Register-Programmable Internal Bias Current	I <sub>BIAS_VTR</sub>	VDD > 3V <a href="#">(Note 6)</a>	95	100	105	$\mu\text{A}$	
			18	20	22		
			4.5	5	5.5		
			Open				

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>Thermal Sensor Section</b>						
Thermal Sensor Error		25°C to 105°C (single point)	-7	--	7	°C

**Note 6.** Guaranteed by design.

### 13 Typical Application Circuit




#### Note 7.


1. R3, R4, R6, R7, and R8 depend on the system design. Please use  $\pm 1\%$  tolerance resistors for setting.
2. C4 and C5 depend on the USB PD specification:  $200\text{pF} < \text{Receiver} < 600\text{pF}$ .
3. C6 depends on the soft-start for the power path.

## 14 Typical Operating Characteristics


**V<sub>VDD\_OFF</sub> vs. Temperature**




**I<sub>DD\_START</sub> vs. Temperature**




**I<sub>DD\_OP</sub> vs. Temperature**




**I<sub>DD\_SLEEP</sub> vs. Temperature**















**I<sub>DD\_GREEN</sub> vs. Temperature**















**V<sub>MAX\_VDD\_OVP</sub> vs. Temperature**

























## 15 Operation

The RT7202KLC is a highly integrated programmable USB multi-protocol controller, providing various functions and comprehensive protections for the sink and source charging port.

### 15.1 Power Structure

The internal V5 and V2 regulated voltages, biased by VDD, of the RT7202KLC are used to supply the internal circuit and the internal microprocessor (MCU), respectively.

### 15.2 Current Sense Amplifier

To minimize the power loss of the current sense resistor, a low input offset amplifier with a voltage gain of 20 or 40 is used. When the 5mΩ (typical)  $R_{CS}$  is used with a voltage gain of 40, the resolution of the output current is around 5mA.

### 15.3 External Temperature Sensing

As shown in Figure 1, the RT7202KLC provides the RT pin as a register-programmable current source to bias a remote thermal sensor, such as a thermistor (NTC). If the RT voltage is below the over-temperature protection (OTP) threshold and the condition sustains for a programmed delay time, the OTP will be triggered.




Figure 1. External Temperature Sensing

### 15.4 Open-Drain Driver of the VBUS Pin

[Figure 2](#) shows the VBUS pin with the open-drain drivers. The internal bleeder circuit at VBUS pin is used to discharge the VBUS capacitor to Vsafe0V while cable is detached from a device. The VBUS pin voltage can be detected by ADC to achieve VBUS drop protection.




Figure 2. Open-Drain Driver of the VBUS Pin

### 15.5 Blocking N-MOSFET Control

The RT7202KLC provides a charge-pump driver for controlling an external blocking N-MOSFET, as shown in Figure 3. The blocking N-MOSFET can be quickly turned off in any fault condition. Once communication is established with a UFP, or a  $5.1\text{k}\Omega$  resistor at the CC1/CC2 pin of a Type-C connector is detected, the N-MOSFET will be turned on. If a V<sub>OUT</sub> overvoltage condition occurs, the blocking N-MOSFET will be turned off to prevent the UFP from being damaged. When V<sub>OUT</sub> is shorted to GND, the N-MOSFET will be turned off automatically and the output power will be limited.




Figure 3. Blocking N-MOSFET Control

### 15.6 I<sup>2</sup>C Communication

The RT7202KLC provides slave I<sup>2</sup>C communication by connecting GPIO2 (SDA) and GPIO3 (SCL) to other MCU-based controllers that contain Master I<sup>2</sup>C. To identify the address, the RT7202KLC can be configured with programmable options by implementing a resistor from GPIO1 to GND.

## 16 Application Information

([Note 8](#))

### 16.1 Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature  $T_{J(MAX)}$ , listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance,  $\theta_{JA}$ , is highly package dependent. For a WQFN-24L 4x4 package, the thermal resistance,  $\theta_{JA}$ , is 39.6°C/W on a standard JEDEC low effective-thermal-conductivity two-layer test board. The maximum power dissipation at  $T_A = 25^\circ\text{C}$  can be calculated as below:

$$P_{D(MAX)} = (125^\circ\text{C} - 25^\circ\text{C}) / (39.6^\circ\text{C}/\text{W}) = 2.52\text{W}$$
 for a WQFN-24L 4x4 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed  $T_{J(MAX)}$  and the thermal resistance,  $\theta_{JA}$ . The derating curve in [Figure 4](#) allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.





Figure 4. Derating Curve of Maximum Power Dissipation

**Note 8.** The information provided in this section is for reference only. The customer is solely responsible for designing, validating, and testing any applications incorporating Richtek's product(s). The customer is also responsible for applicable standards and any safety, security, or other requirements.

## 17 Outline Dimension



Pin #1 ID and Tie Bar Mark Options


Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A3	0.175	0.250	0.007	0.010
b	0.180	0.300	0.007	0.012
D	3.950	4.050	0.156	0.159
D2	Option 1	2.400	2.500	0.094
	Option 2	2.650	2.750	0.104
E	3.950	4.050	0.156	0.159
E2	Option 1	2.400	2.500	0.094
	Option 2	2.650	2.750	0.104
e	0.500		0.020	
L	0.350	0.450	0.014	0.018

W-Type 24L QFN 4x4 Package

**Note 9.** The package of the RT7202KLC uses Option 2.

## 18 Footprint Information




Package		Number of Pin	Footprint Dimension (mm)									Tolerance
			P	Ax	Ay	Bx	By	C	D	Sx	Sy	
V/W/U/XQFN4*4-24	Option1	24	0.50	4.80	4.80	3.10	3.10	0.85	0.30	2.55	2.55	$\pm 0.05$
	Option2									2.60	2.60	


**Note 10.** The package of the RT7202KLC uses Option2.

## 19 Packing Information

### 19.1 Tape and Reel Data



Package Type	Tape Size (W1) (mm)	Pocket Pitch (P) (mm)	Reel Size (A)		Units per Reel	Trailer (mm)	Leader (mm)	Reel Width (W2) Min/Max (mm)
			(mm)	(in)				
(V, W) QFN/DFN 4x4	12	8	180	7	1,500	160	600	12.4/14.4



C, D, and K are determined by component size.  
The clearance between the components and the cavity is as follows:  
- For 12mm carrier tape: 0.5mm max.

Tape Size	W1			P		B		F		ØJ		K		H
	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Max
12mm	12.3mm	7.9mm	8.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	1.0mm	1.3mm	0.6mm		

## 19.2 Tape and Reel Packing

Step	Photo/Description	Step	Photo/Description
1	 Reel 7"	4	 3 reels per inner box <b>Box A</b>
2	 HIC & Desiccant (1 Unit) inside	5	 12 inner boxes per outer box
3	 Caution label is on backside of Al bag	6	 Outer box <b>Carton A</b>

Container Package	Reel		Box			Carton		
	Size	Units	Item	Reels	Units	Item	Boxes	Unit
(V, W) QFN/DFN 4x4	7"	1,500	Box A	3	4,500	Carton A	12	54,000
			Box E	1	1,500	For Combined or Partial Reel.		

**19.3 Packing Material Anti-ESD Property**

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
$\Omega/cm^2$	<b><math>10^4</math> to <math>10^{11}</math></b>					

**Richtek Technology Corporation**14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City

Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

**RICHTEK**

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

**20 Datasheet Revision History**

Version	Date	Description	Item
00	2025/1/20	Final	<i>Packing Information on page 23, 24</i> - Updated packing information