

# 12A, 23V Synchronous Step-Down Converter with Adjustable Output Voltage and Low Power Mode

# **General Description**

The RT6321 is high efficiency synchronous step-down DC-DC converters with pseudo constant switching frequency 500kHz and deliver up to 12A output current. The RT6321 operates from 4.5V to 23V input voltage. The output voltage of RT6321 is programmed between 0.6V to 5.5V. The RT6321 supports low power mode (LPM) to dynamically change output voltage between target voltage and zero voltage.

The RT6321 adopts Advanced Constant On-Time (ACOT®) control architecture that provides ultra-fast transient response and further reduces the external component count. In steady states, the ACOT® operates at nearly constant switching frequency over line, load and output voltage ranges and makes the EMI filter design easier.

By setting the voltage of the EN/MODE pin, RT6321 operates either in diode emulation mode (DEM) or ultrasonic mode (USM) at light load. The USM maintains operation frequency above 25kHz, which eliminates the acoustic noise. In the DEM, RT6321 provides the best light-load efficiency and improves the acoustic noise with spread spectrum function.

RT6321 provides PGOOD indicator for easy system sequence control. Full protection features are also integrated in the device, including the cycle-by-cycle current limit, OVP, UVP, input UVLO and OTP.

All above functions are integrated in a UQFN-26L 4x3 (FC) package.

#### **Features**


- Input Voltage Range: 4.5V to 23V
- Output Voltage: 0.6V to 5.5V
- 12A Continuous Output Current
- Stable with POSCAP and MLCC Capacitor
- Fast Transient Response
- Diode Emulation Mode (DEM) for Power Saving
- Ultrasonic Mode (USM) for Avoiding Acoustic Noise
- Pseudo Constant Switching Frequency 500kHz in CCM
- Low-Power Mode (LPM)
- Internal Power MOSFET Switch 17m $\Omega$  (high-side) and 7.5m $\Omega$  (low-side)
- Overcurrent Limit: Adjustable (14A, 16A or 18A)
- Output Under-/Overvoltage Protection (UVP/OVP)
  - ► RT6321A: Latched Mode UVP/OVP
  - ► RT6321AH: Hiccup Mode UVP and Non-Latched Mode OVP
- Input Undervoltage-Lockout (UVLO)
- Over-Temperature Protection (OTP)
  - ► RT6321A: Latched Mode OTP
  - ► RT6321AH: Non-Latched Mode OTP
- Junction Temperature Range: -40°C to 125°C

# **Applications**

- Laptop Computers
- Tablet PCs
- Networking Systems
- Servers
- Personal Video Recorders
- Flat Panel Television and Monitors
- Distributed Power Systems




# **Simplified Application Circuit**





# **Ordering Information**



#### Note:

Richtek products are Richtek Green Policy compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.

- (1): Latched mode for UVP, OVP and OTP
- (2): Hiccup mode for UVP & Non-latched mode for OVP and OTP

# **Marking Information**

#### RT6321AN-A



17=: Product Code YMDNN: Date Code

#### RT6321AHN-A




RT6321-00

1A=: Product Code YMDNN: Date Code

# **Pin Configuration**

(TOP VIEW)



UQFN-26L 4x3 (FC)

September 2023



# **Functional Pin Description**

Pin No.	Pin Name	Pin Function
1	EN/MODE	Enable and operation mode control input. In order to ensure the IC logic status of turn-on/off, the low logic time length of EN/MODE control signal must be larger than 0.5 $\mu$ s. DO NOT leave this pin floating. RT6321 supports either in diode emulation mode (DEM) or ultrasonic mode (USM) at light load (Table 1) through setting the voltage of the EN/MODE pin. Regarding the EN/MODE control logic of RT6321, please refer to Table 2.
2	воот	Bootstrap supply for high-side gate driver. Connect a high quality and low ESR ceramic capacitor (minimum C = $0.1\mu\text{F}/0603$ ) from BOOT pin to LX pin through a short and low inductance paths. During the period of low-side MOSFET turn-on, the bootstrap capacitor is charged by BOOT pin to store required energy for high-side gate driver. A bootstrap resistor (0603 size, $\leq 10\Omega$ ) in series with the bootstrap capacitor is strongly recommended for reducing the voltage spike at LX node.
3, 4	LX	Switch node of the buck converter is internally connected to the source terminal of the high-side MOSFET and the drain terminal of the low-side MOSFET. LX is also used for the internal ramp generation, on-time generation and current detection. Connect this pin to output inductor and keep the sensitive trace and signals away.
5 to 15	PGND	Ground return from low-side power MOSFET and its driver. Directly soldering to a large PCB PGND plane and connecting thermal vias under PGND pin are required to minimize the parasitic impedance and thermal resistance.
16, 17	VIN	Input voltage pin. VIN pin is used to supply the internal bias voltage, VCC and LDO. Use wide PCB traces and multiple vias to make the connection. Apply at least two layers for the input trace. Connecting the ceramic capacitor (C = $10\mu\text{F}/0805x2 + 0.1\mu\text{F}/0603x1$ ) as close as possible from VIN pin to PGND pin is necessary.
18	NC	No connection
19	ILMT	Valley current-limit setting pin. 14A: Connect ILMT pin to PGND. 16A: Leave ILMT pin floating/open. 18A: Connect ILMT pin to 5V.
20	LPM	Low power mode control input pin. Connect this pin to 5V or PGND. The output voltage is decreased to 0V if the status of this pin is changed from 5V to PGND, and the PGOOD pin still be pulled high. Conversely, the output voltage is increased from 0V to the target voltage if the status of this pin changed from PGND to 5V.
21	PGOOD	Power good indicator is an open-drain output. This pin is pulled low as UVP, OVP, OTP, EN/MODE low or output voltage is not regulated (such as before soft-start). An external pull-up resistor to VCC or other external rail is required, and the recommended pull-up resistor ranges from $10k\Omega$ to $100k\Omega$ . Do not pull the PGOOD voltage higher than 6V.
22	AGND	Ground of internal analog circuitry. AGND must be connected to the PGND plane through a single point.
23	VCC	Internal LDO output. Used as supply to internal control circuits. DO NOT connect to any external loads. Connect a high-quality capacitor (C = $1\mu F/0603$ ) from this pin to AGND.




Pin No.	Pin Name	Pin Function
24	FB	Feedback voltage input. A resistor divider from VOUT to FB sets the desired VOUT level. VOUT is regulated by FB tracking internal reference voltage 0.6V. Further, FB is used to detect output voltage status for OVP, UVP or PGOOD. If FB voltage is below 60% of internal reference 0.6V, the UVP is triggered. If FB voltage is greater than 120% of internal reference 0.6V, the OVP is triggered. After soft-start is completed, if FB voltage is greater than 90% of internal reference 0.6V, PGOOD is pulled high. Conversely, if FB voltage is below 74% of internal reference 0.6V, PGOOD is pulled low.
25	VCC_EXT	External voltage input for VCC. If an external 5V supply voltage is applied to VCC_EXT pin, VCC will be internally switchover to VCC_EXT pin and the internal LDO of VCC will be disabled for further reducing the power consumption. Notice, in order to avoid any noise disturbance including switching noise, an external 5V supply voltage must be stable and constant. Hence, a RC filter (R = $1.1\Omega/0603$ and C = $4.7\mu F/0603$ ) is required between an external 5V supply voltage and the VCC_EXT pin. It should be placed as close as possible to the VCC_EXT pin. Leave the VCC_EXT pin floating if this pin is not used.
26	FSEL	Switching frequency setting pin. The FSEL pin must be connected to AGND.

RT6321-00 September 2023 www.richtek.com

Copyright © 2023 Richtek Technology Corporation. All rights reserved.



# **Functional Block Diagram**





#### Absolute Maximum Ratings (Note 1)

• Boot Voltage, VBS ----- (VLX-0.3V) to (VLX + 6V)

• Lead Temperature (Soldering, 10 sec.)------ 260°C

• Junction Temperature ------ 150°C

# **ESD Ratings**

 ESD Susceptibility (Note 2)

HBM (Human Body Model) ----- 2kV

#### **Recommended Operating Conditions** (Note 3)

• Supply Input Voltage ------ 4.5V to 23V

#### **Thermal Information** (Note 4 and Note 5)

	Thermal Parameter	UQFN-26L 4x3 (FC)	Unit
θJA	Junction-to-ambient thermal resistance (JEDEC standard)	34	°C/W
θJC(Top)	Junction-to-case (top) thermal resistance	5.1	°C/W
$\theta$ JC(Bottom)	Junction-to-case (bottom) thermal resistance	3	°C/W
θJA(EVB)	Junction-to-ambient thermal resistance (specific EVB)	27.6	°C/W
ΨJC(Top)	Junction-to-top characterization parameter	0.05	°C/W
ΨЈВ	Junction-to-board characterization parameter	12.9	°C/W



# **Electrical Characteristics**

 $(V_{IN}$  = 12V. The typical values are referenced to  $T_A$  =  $T_J$  = 25°C. Both minimum and maximum values are referenced to  $T_A$  =  $T_J$ from -10°C to 105°C. Unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Supply Voltage	1		l		I	
Input Voltage Range	Vin	RT6321A/AH	4.5		23	V
Supply Current					I	
Supply Current (Shutdown)	ISHDN	RT6321A/AH: VEN/MODE = 0V		5		μА
Supply Current (Quiescent)	IQ	RT6321A/AH: VEN/MODE = 5V (diode emulation mode), VOUT = VSET x 105%, not switching	70	85	115	μА
Supply Current (LPM Quiescent)	IQ_LPM	RT6321A/AH: VEN/MODE = 5V (diode emulation mode) LPM = 0V		50	60	μА
UVLO	•				l	
UVLO Rising Threshold	VUVLO_Rising	RT6321A/AH	3.8	4.1	4.4	V
UVLO Hysteresis	VHYS			0.3		V
Enable/Mode Logic Thre	shold			I	I	
EN/MODE Input High Voltage	VEN/MODE_H		400	635	880	mV
EN/MODE Input Low Voltage	VEN/MODE_L		230	500	800	mV
EN/MODE Input Current	IEN/MODE	VEN/MODE = 0.1V	0	2	4	μΑ
Ultrasonic Mode	VEN/MODE	RT6321A/AH	0.88		1.7	V
Diode Emulation Mode	VEN/MODE	RT6321A/AH	2.3			V
Low Power Mode						
LPM Input High Voltage Threshold			0.8			V
LPM Input Low Voltage Threshold					0.3	V
LPM ramp up time	tramp_up	LPM = 0 to 1			240	μS
LPM ramp down time	tramp_down	LPM = 1 to 0			240	μS
Output Voltage			_		_	
VCC Regulator Voltage	Vcc			5		V
Feedback Reference						
Feedback Reference Voltage	VREF	RT6321A/AH: TA = TJ = 25°C, CCM	0.594	0.6	0.606	V
Feedback Input Current	IFB	RT6321A/AH: V <sub>FB</sub> = 4V	-100		100	nA



RT6321-00 September 2023

Parameter	Symbol	Test Conditions		Min	Тур	Max	Unit
On-Resistance	1						
High-Side MOSFET On- Resistance	RDS(ON)_H	T <sub>A</sub> = T <sub>J</sub> = 25°C	T <sub>A</sub> = T <sub>J</sub> = 25°C		17	1	mΩ
Low-Side MOSFET On- Resistance	RDS(ON)_L	T <sub>A</sub> = T <sub>J</sub> = 25°C			7.5	I	mΩ
Discharge MOSFET On- Resistance	RDISCHG	$T_A = T_J = 25$ °C, $V_{EN/MODE} = 0$ V.	From LX to PGND	30	50	100	Ω
Current Limit							
			ILMT = 0V	12	14	17	Α
Low-Side MOSFET Valley Current Limit	ILIM_VY	RT6321A/AH: $T_A = T_J = 25^{\circ}C$	ILMT = Open	13	16	19	Α
valley carrent zimit		17 10 20 0	ILMT = 5V	15	18	21	Α
ILMT Rising Threshold	VILMTH	RT6321A/AH		Vcc - 0.9	1	Vcc	V
ILMT Falling Threshold	VILMTL	RT6321A/AH				0.9	V
Oscillator Frequency	•						
Oscillator Frequency	fosc	FSEL = 0V		400	500	600	kHz
On-Time Timer Control	•						
Minimum On-Time	ton_min				50		ns
Minimum Off-Time	toff_MIN				260		ns
Ultrasonic Mode							
Operation Period	tusm			20	30	40	μS
Soft-Start							
Soft-Start Time	tss	RT6321A/AH	T <sub>A</sub> = T <sub>J</sub> = 25°C, from EN/MODE high to PGOOD high	1.7	2.4	3	ms
Output Rising Time	tR	RT6321A/AH	T <sub>A</sub> = T <sub>J</sub> = 25°C, from 10% to 90% V <sub>OUT</sub>		0.45	0.76	ms
Output Overvoltage Prot	tection						
Output Overvoltage Threshold		RT6321A/AH: V	FB rising	114	120	126	%
Output Overvoltage Hysteresis					14		%
Output Overvoltage Deglitch Time					12		μs
Output Undervoltage Pro	otection	·		1			
Output Undervoltage Falling Threshold		RT6321A/AH: VFB falling		55	60	65	%
Output Undervoltage Rising Threshold		RT6321A/AH: VFB rising			72		%
Output Undervoltage Deglitch Time			RT6321A/AH: force VFB below UVP falling threshold until LX stop switching.		11	1	μS
UV Blank Time		RT6321A/AH	From EN/MODE high	1.8	2.4	3	ms

Copyright © 2023 Richtek Technology Corporation. All rights reserved.

# **RT6321**




Parameter	Symbol	Test Conditions		Min	Тур	Max	Unit
Power Good							
Power Good Threshold		RT6321A/AH: V	FB rising	85	90	95	%
Power Good Hysteresis		RT6321A/AH	TA = TJ = 25°C		10.7		%
Power Good Low Deglitch Time					20		μS
VCC Bypass Switch							
VCC Bypass Switch On- Resistance	R <sub>BYP_</sub> vcc	T <sub>A</sub> = T <sub>J</sub> = 25°C			4.4		Ω
VCC Bypass Switch Turn-on Voltage	VBYP_VCC_ON			4.5	4.7	4.9	V
VCC Bypass Switch Switchover Hysteresis				0.1	0.2	0.3	V
Thermal Shutdown							
Thermal Shutdown Threshold	TSD				150		°C
Thermal Shutdown Hysteresis	Tsd_Hys	RT6321AH			20		°C


- Note 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 2. Devices are ESD sensitive. Handling precautions are recommended.
- Note 3. The device is not guaranteed to function outside its operating conditions.
- Note 4. For more information about thermal parameter, see the Application and Definition of Thermal Resistances report, AN061.
- Note 5. θJA(EVB), ΨJC(TOP) and ΨJB are measured on a high effective-thermal-conductivity four-layer test board (Richtek EVB) which is in size of 140mm x 90mm; furthermore, all layers with 1 oz. Cu. Thermal resistance/parameter values may vary depending on the PCB material, layout, and test environmental conditions.




# **Typical Application Circuit**



 $R_{BOOT}^*$ :  $R_{BOOT}$  is Reserved for option.  $R_{BOOT}$  must be less than 10 $\Omega$ .



 $R_{BOOT}^*$ :  $R_{BOOT}$  is Reserved for option.  $R_{BOOT}$  must be less than  $10\Omega$ .



 $R_{BOOT}{}^{\star}$  :  $R_{BOOT}$  is Reserved for option.  $R_{BOOT}$  must be less than 10  $\!\Omega$  .



### Table 1. Suggested Typical Component Selections for the Application-Part I

Part Number	V <sub>OUT</sub>	R1	R2	C <sub>FF</sub>	L <sup>(2), (3)</sup>	R <sub>EXT</sub>	C <sub>EXT</sub>	
	1.05V	30.9kΩ	41.2kΩ	68pF/50V/0603	0.00.11			
DT0004 A /ALL	1.8V	80.6kΩ	40.2kΩ	39pF/50V/0603	0.68μΗ	4.40/0000	4.40/0000	4.7. 5/0.00//0000
RT6321A/AH	3.3V	182kΩ	40.2kΩ	33pF/50V/0603	4.5.11	1.1Ω/0603	4.7μF/6.3V/0603	
	5.1V	301kΩ	40.2kΩ	22pF/50V/0603	1.5μΗ			

### Table 2. Suggested Typical Component Selections for the Application-Part II

Part Number	Vout	C <sub>IN</sub>	C <sub>OUT</sub>	Rвоот	Своот	Cvcc	C <sub>EN/MODE</sub>
RT6321A/AH	1.05V 1.8V 3.3V	10μF/35V/0805x2 0.1μF/50V/0603x1	22μF/6.3V/0805x6	0Ω/0603	0.1μF/50V/0603	1μF/6.3V/0603	0.1μF/50V/0603
	5.1V						

#### Note:

RT6321-00 September 2023 www.richtek.com


<sup>(1)</sup> All the input and output capacitors are the suggested values, referring to the effective capacitances, subject to any de-rating effect, like a DC bias.


<sup>(2)</sup> PEUE063T-R68MS: Size(mm) = 7.3 x 6.8 x 3, L = 0.68μH, DCR = 4.3m $\Omega$ , ISAT = 18.5A


<sup>(3)</sup> PEUE063T-1R5MS: Size(mm) = 6.95 x 6.6 x 2.8, L = 1.5μH, DCR = 7.7mΩ, ISAT = 14.8A





# **Typical Operating Characteristics**


















RT6321-00


















Copyright © 2023 Richtek Technology Corporation. All rights reserved.

**RICHTEK** is a registered trademark of Richtek Technology Corporation.


RT6321-00 September 2023 www.richtek.com



# **VOUT OVP with Latched Mode** $V_{OUT}$ ----(400mV/Div) LX RT6321A, $V_{IN} = 12V$ , EN/MODE = 5V, $LPM = 5V, V_{OUT} = 1.05V, No Load$ (1V/Div) PGOOD (5V/Div) Time (100µs/Div)



# **VOUT OVP with Non-Latched Mode** RT6321AH, $V_{IN} = 12V$ Vout ENMODE = 5V, (600mV/Div) LPM = 5V $V_{OUT} = 1.05V,$ $I_{OUT} = 10mA$ (5V/Div) -> **PGOOD** (5V/Div) ≥ Time (1ms/Div)



2023



## **Operation**

The RT6321 is a high efficiency synchronous step-down converter with integrated MOSFETs. The RT6321 utilizes the proprietary Advanced Constant On-Time (ACOT®) control architecture providing vary fast transient response. The ultra-fast ACOT® control enables the use of small output capacitance and optimizes the component size without additional compensation network.

During normal operation, the high-side MOSFET turns on with a fixed one-shot on-time timer after the beginning of each clock cycle. The inductor current linearly increases when high-side MOSFET turns on and low-side MOSFET turns off. Similarly, the inductor current linearly decreases when high-side MOSFET turns off and low-side MOSFET turns on. The voltage ripple on the output has similar shape to the inductor current due to the output capacitor ESR.

The feedback voltage ripple comparing with an internal reference is caught by feedback resistor network. When a fixed minimum off-time timer is timeout and the inductor valley current is below the valley current-limit threshold, the fixed one-shot one-time timer is triggered if the feedback voltage falls below the feedback reference voltage. Therefore, the output voltage is regulated through the previously mentioned principle.

# **ACOT<sup>®</sup> Control Architecture**

In order to achieve good stability with low-ESR ceramic capacitors, ACOT® uses a virtual inductor current ramp generated inside the IC. The internal ramp signal replaces the ESR ramp normally provided by the output capacitor's ESR. The ramp signal and other internal compensations are optimized for low-ESR ceramic output capacitors.

Conventional COT control implements the on-time timer proportional to Vout and inversely proportional to Vin to achieve pseudo-fixed frequency with wide VIN range. A fixed on-time timer of conventional COT control has no compensation for the voltage drop of the MOSFETs and inductor during higher load condition.

In order to compensate the voltage drop of MOSFETs and inductor without influencing the fast transient behavior of the COT topology, a frequency locked loop system with slowly adjusting on-time timer is further

added to the ACOT® control.

### **Average Output Voltage Control Loop**

In continuous conduction mode, conventional COT control has DC offset between  $V_{\text{FB(average)}}$  and  $V_{\text{REF}}$  as shown in Figure 1. In order to cancel the DC offset, the RT6321 provides an average output voltage control loop to adjust the comparator input VREF. Hence, the VFB(average) always follows the designed value. The control loop efficiently improves the load and line regulation without affecting the transient performance.




Figure 1. Conventional COT Control Loop Operation

#### **High Voltage Conversion Ratio Function**

In conventional COT control, the maximum duty cycle is limited by the minimum off-time. RT6321 provides a feature of increasing the on-time function (up to 15µs) to extend the maximum duty cycle of 2S battery applications.

### **Diode Emulation Mode (DEM)**

Diode emulation mode is selected by the EN/MODE voltage level. The device enters diode emulation mode when EN/MODE voltage is greater than 2.3V. In diode emulation mode, the RT6321 automatically and smoothly reduces switching frequency at light-load conditions. As the output current decreases from heavy load to light load, the inductor current is naturally reduced. Once the valley point of inductor current touches to zero during decreasing output current, the behavior is boundary mode between continuous conduction and discontinuous conduction mode. In order to emulate the behavior of free-wheeling diode, the device only allows partial negative current flow from drain to source of the low-side MOSFET when inductor free-wheeling current becomes negative.

During decreasing output current, the discharge time of the output capacitor is gradually longer. When the voltage on output capacitor is lower than the reference

Copyright © 2023 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



of regulating voltage, the next one-shot on-time timer is activated. On the contrary, when the output current increases from light load to heavy load and inductor current finally reaches to the continuous conduction, the switching frequency smoothly increases to preset value. The boundary load condition between continuous conduction and discontinuous conduction mode is shown in Figure 2 and is calculated as follows:

$$I_{LOAD} = \frac{V_{IN} - V_{OUT}}{2 \times L} \times t_{ON}$$

where ILOAD is the output loading current and ton is the on-time




Figure 2. Boundary Condition of CCM/DEM

As mentioned above, diode emulation mode features natural high efficiency in the light-load conditions. In DEM operation (assuming that the coil resistance remains fixed), low inductor value has high efficiency and high output voltage ripple. However, high inductor value features low efficiency and less output voltage ripple. The drawback of using high inductor value includes larger physical size and lower load transient response (especially at low input voltage level).

#### **Ultrasonic Mode (USM)**

The RT6321 activates a unique type of diode emulation mode with a minimum switching frequency of 25kHz, called ultrasonic mode. The acoustic frequency is avoided in ultrasonic mode. Ultrasonic mode is selected by the EN/MODE voltage level. If EN/MODE voltage ranges from 0.88V to 1.7V, the device operates in ultrasonic mode.

When the internal 25kHz oscillator is triggered, the oneshot on-time timer is activated for turning on high-side MOSFET. Once the one-shot on-time timer is completed, the low-side MOSFET is turned on with offtime timer. After the one-shot on-time timer and off-time timer are finished, the device keeps both high-side and low-side MOSFET off and waits for next trigger.

In order to regulate output voltage with 25kHz minimum switching frequency, the one-shot on-time timer and offtime timer are adjusted based on load condition. In noload condition, the shorter one-shot on-time timer and longer off-time timer are applied as initial value. In this manner, the inductor current decreases to negative value during the off-time state. When the output current slowly increases from no load, the valley point of inductor current is increased by reducing the width of off-time timer until the inductor valley point reaches from negative value to zero. In previous load condition, if the output current is further increased, the width of on-time timer is gradually increased from shorter value to normal value before the switching frequency is higher than 25kHz. Once the switching frequency is higher than 25kHz with increasing output current, the behavior of device is changed from ultrasonic mode to diode emulation mode.

#### **On-Time Reduction Function for DEM**

In normal diode emulation mode, the output voltage ripple of converter is proportional to on-time and inversely proportional to load current. In order to have smaller voltage ripple in light-load applications, the RT6321 provides a smart reduction on-time function. The smart reduction on-time function naturally decreases on-time when load current is decreasing. Therefore, the output voltage ripple is reduced.

#### **Spread Spectrum Function for DEM**

In order to reduce the acoustic noise in diode emulation mode, RT6321 provides spread spectrum function with randomly adjusted on-time. The random variation value is  $\pm 7\%$  of normal on-time value. Once the load condition enters to CCM, the device disables the spread spectrum function because switching frequency is much higher than acoustic frequency.

www.richtek.com



#### **EN/MODE Sink Current**

The RT6321 does not allow uncertain voltage on EN/MODE pin, which may cause the logic or behavior error on device. In order to prevent the EN/MODE pin from floating, the RT6321 builds the EN/MODE input current for eliminating floating voltage on EN/MODE pin. The characteristic of EN/MODE input current vs EN/MODE input voltage is shown in Figure 3.




Figure 3. Characteristics of EN/MODE Input Current

#### **Soft-Start**

The RT6321 provides an internal soft-start to prevent large input inrush current and output voltage overshoot. If EN/MODE voltage and input voltage exceed their rising thresholds, the soft-start function is activated. The VFB starts to track the internal reference voltage ranging from zero to the target.

#### **Valley Current-Limit Setting**

The RT6321A/AH provides valley current-limit setting pin to adjust current-limit level. When both "VIN rises to its UVLO rising threshold" and "EN/MODE is activated" are satisfied and kept for  $600\mu s$ , the RT6321 determines and locks the current-limit level according to the voltage on the ILMT pin. Beside the previous described timing behavior, any change of valley current-limit status is invalid. The valley current-limit setting level is selected as follows:

- 14A: Connect ILMT pin to PGND.
- 16A: Leave ILMT pin floating/open.
- 18A: Connect ILMT pin to 5V.

#### **Valley Current Limit**

The RT6321 features a cycle-by-cycle valley current limit for avoiding the large output current and overheat. The device cycle-by-cycle compares the valley current of the inductor with the valley current-limit threshold. The output current is limited to the sum of the valley current and a half of ripple current when valley current of inductor reaches valley current-limit threshold.

After the device completes the minimum off-time and keeps ON state of low-side MOSFET, the inductor valley current level is monitored by measuring the low-side MOSFET voltage between the LX pin and PGND pin during the ON state of low-side MOSFET. During the ON state of low-side MOSFET, the measured low-side MOSFET voltage is proportional to the low-side MOSFET current. In order to improve the accuracy of measured current, the temperature compensation circuit is built internally.

In order to prevent the device from overcurrent, if the measured low-side MOSFET current is higher than valley current-limit threshold, the device remains ON state of the low-side MOSFET and the one-shot on-time timer is inhibited until its current linearly decreases lower than valley current-limit threshold. Once the low-side MOSFET current is below valley current-limit threshold, the next one-shot on-time timer is permitted to generate. The circuit of the cycle-by-cycle valley current limit works in every switching cycle.

#### **Peak Current Limit**

The RT6321 with a cycle-by-cycle peak current limit prevents the device from inductor saturation or any possibility of damage caused by too much output inrush current. The device cycle-by-cycle compares the peak current of the inductor with the peak current-limit threshold.

After the device finishes the minimum on-time timer and remains ON state of high-side MOSFET, the inductor peak current level is monitored by sensing the high-side MOSFET voltage between the VIN pin and LX pin during the ON state of high-side MOSFET. During the ON state of high-side MOSFET, the measured high-side MOSFET voltage is proportional to the high-side MOSFET current.

In order to prevent the device from inductor saturation

RICHTEK is a registered trademark of Richtek Technology Corporation.

www.richtek.com



or any risk of damage, if the measured high-side MOSFET current is higher than peak current-limit threshold, the on-time timer is terminated immediately to limit the inductor current and the inductor current is decreased by turning on the low-side MOSFET. Once the low-side MOSFET current is below valley currentlimit threshold, the next one-shot on-time timer is permitted to generate. The circuit of the cycle-by-cycle peak current limit works in every switching cycle.

### **Output Undervoltage Protection (UVP)**

The output undervoltage protection of RT6321 includes latched mode and hiccup mode. If the inductor current is higher than current-limit threshold (valley/peak current-limit threshold) during heavy-load condition, the output voltage tends to drop because the load demand exceeds that the converter can support.

When the load demand is larger than the current ability of converter, the VFB starts to drop. Once the VFB drops below typical 60% of reference voltage and the time length of this state is larger than the time width 11 us (typical), the latched/hiccup mode UVP is triggered. The different behaviors for latched/hiccup mode UVP is as follows:

- The RT6321A provides output undervoltage protection (UVP) with latched mode. Once UVP is triggered, the IC stops PWM switching and enter latched mode. If UVP event is released, users should re-toggle the EN/MODE pin or power recycle VIN supply to re-power on the device.
- The RT6321AH provides output undervoltage protection (UVP) with hiccup mode. Once UVP is triggered, the IC takes a determined period for initiating auto-recovery soft-start sequence. If UVP event is released, the output voltage is regulated to target reference.

#### **Output Overvoltage Protection (OVP)**

The output overvoltage protection of RT6321 includes latched mode and non-latched mode. If the VFB rises above typical 120% of reference voltage and the time length of this state is larger than the time width  $12\mu s$ (typical), the latched/non-latched mode OVP is triggered. The different behaviors of latched/nonlatched mode OVP is as follows:

- The RT6321A provides output overvoltage protection (OVP) with latched mode. Once OVP is triggered, the IC stops PWM switching and enter latched mode. If OVP event is released, users should re-toggle the EN/MODE pin or power recycle VIN supply to repower on the device.
- The RT6321AH provides output overvoltage protection (OVP) with non-latched mode. Once OVP is triggered, the IC stops PWM switching and enter non-latched mode. If the OVP condition is released and the output voltage is lower than regulation level, the device returns to regulate output voltage.

#### **Over-Temperature Protection (OTP)**

The over-temperature protection of RT6321 includes latched mode and non-latched mode. OTP circuitry prevents device from overheating due to excessive power dissipation. If the junction temperature of device exceeds typical 150°C, the latched/non-latched mode OTP is triggered to stop the temperature rising. The behaviors of latched/non-latched mode OTP is as follows:

- The RT6321A provides over-temperature protection (OTP) with latched mode. Once OTP is triggered, the IC stops PWM switching and enter latched mode. If OTP event is released, users should re-toggle the EN/MODE pin or power recycle VIN supply to repower on the device.
- The RT6321AH provides over-temperature protection (OTP) with non-latched mode. Once OTP is triggered, the IC stops PWM switching and enter non-latched mode. If the junction temperature of device drops below typical 130°C, the device enables the soft-start function to build the output voltage.

### Input Undervoltage-Lockout (UVLO)

The RT6321 provides an Undervoltage-Lockout (UVLO) function that monitors the input voltage. In order to protect the device from operating at insufficient input voltage, the UVLO function inhibits switching when input voltage drops below the UVLO falling threshold. The IC resumes switching when input voltage exceeds the UVLO rising threshold.



#### **Enable Control and Mode Selection**

EN/MODE pin integrates both enable control and mode selection (USM/DEM) for RT6321A/AH. If EN/MODE voltage is less than 0.23V, the RT6321 is turned off (shutdown). If EN/MODE voltage ranges from 0.88V to 1.7V, the RT6321A/AH is turned on and the operation mode is USM. Similarly, if EN/MODE voltage is larger than 2.3V, the RT6321A/AH is turned on and the operation mode is DEM. For the EN/MODE control logic and operation mode selection, please refer to Table 3 and Table 4.

Copyright © 2023 Richtek Technology Corporation. All rights reserved.



### Table 3. RT6321 Operation Mode Selection

Part Number	EN/MODE Voltage	Operation Mode
	< 0.23V	Shutdown
RT6321A/AH	0.88V ~ 1.7V	USM
	≥ 2.3V	DEM

### Table 4. RT6321 Power Logic

Notice: 0 = Logic low, 1 = Logic high, X = Don't care, ON = Active, OFF = Inactive, N/A = Not applicable								
		Input*		Output				
Part Number	EN/MODE*	LPM	VCC_EXT*	VCC Bypass Switch	VCC	LDO	VOUT	PGOOD
	0	Х	X	OFF	OFF	OFF	OFF	0
DT6224 A /A H	1	0	X	OFF	ON	ON	OFF	1
RT6321A/AH	1	1	1	ON	ON	ON	ON	1
	1	1	0	OFF	ON	ON	ON	1

Input\*: VIN is ready in the whole power logic table.

 $EN/MODE^*$ : Logic = 1 means Ven/MODE > 0.88V. Logic = 0 means Ven/MODE < 0.23VVCC\_EXT\*: Logic = 1 means VCC\_EXT > 4.9V. Logic = 0 means VCC\_EXT < 4.2V.



#### **Internal Output Voltage Discharge**

The RT6321 has an output voltage discharge function by using an internal MOSFET  $50\Omega$  (typical), which is connected from the LX pin to PGND pin. The output voltage discharge function is enabled if any of the following events is triggered:

- Input undervoltage-lockout (UVLO)
- Output under/overvoltage protection (UVP/OVP)
- Over-temperature protection (OTP)
- EN/MODE pin is pulled low

### Internal Vcc Regulator (VCC)

The internal Vcc regulator is a linear regulator. The Vcc regulator steps down input voltage to typical 5V in order to supply both internal circuitry and gate drivers. DO NOT connect to any external loads. Connect a capacitor (C =  $1\mu F/0603$ ) from VCC pin to AGND pin. RT6321A/AH enables V<sub>CC</sub> regulator after V<sub>IN</sub> rises higher than UVLO rising threshold and EN/MODE voltage is larger than EN/MODE input high voltage. The power logic of V<sub>CC</sub> is shown in Table 4. For lower power consumption, VCC switchovers to the VCC EXT pin as the specified condition (refer to Figure 4) is satisfied.

### External Voltage Input for Vcc (VCC\_EXT)

The RT6321 has VCC\_EXT pin. In order to reduce the power consumption, the internal Vcc regulator switchovers to VCC EXT through the VCC bypass switch if VCC\_EXT pin is connected to an external voltage larger than typical 4.7V. Once the voltage of VCC EXT pin is lower than typical 4.5V, the VCC bypass switch is disconnected. The power logic of VCC EXT is shown in Table 4.

### Power Good (PGOOD)

The PGOOD pin is an open-drain output. An external pull-up resistor to VCC or other external rail is required, and the recommended pull-up resistor ranges from 10k to 100k. Do not pull the PGOOD voltage higher than 6V. In order to prevent unwanted PGOOD glitches during load transient or dynamic Vout change, the RT6321 provides PGOOD low deglitch time with typical 20µs.

The PGOOD pin is pulled low when any of the following specified events is triggered:

- Input undervoltage-lockout (UVLO)
- Output under/overvoltage protection (UVP/OVP)
- Over-temperature protection (OTP)
- EN/MODE pin is pulled low
- · Soft-start is not completed
- The FB pin voltage is lower than PGOOD falling threshold (PGOOD rising threshold minus PGOOD hysteresis voltage) of the target voltage

### **Power Sequence**

The power sequence of RT6321 includes VIN pin power on/off and EN/MODE pin power on/off. The detailed sequence information is shown in Figure 4 to Figure 6.

### **Low-Power Mode (LPM)**

The RT6321 provides low-power mode (LPM) function to reduce power consumption. When LPM pin is pulled low, the RT6321 enters low-power mode. The voltage reference decays to target value of 0V using Force Continuous Conduction Mode (FCCM). At the same time, some logic function blocks are turned off, and the PG remains high.

www.richtek.com






Figure 4. The RT6321A/AH VIN and EN/MODE Pin Power On




Figure 5. The RT6321A/AH VIN Pin Power Off

RT6321-00 September 2023 www.richtek.com






Figure 6. The RT6321A/AH EN/MODE Pin Power Off



# **Application Information**

Richtek's component specification does not include the following information in the Application Information section. Thereby no warranty is given regarding its validity and accuracy. Customers should take responsibility to verify their own designs and reserve suitable design margin to ensure the functional suitability of their components and systems.

A general RT6321 application circuit is shown in Typical Application Circuit section. External component selection is largely driven by the load requirement. In this section, the key external components such as the inductor L, the input capacitor CIN, the output capacitor Cout, the internal regulator capacitor Cvcc, and the bootstrap capacitor CBOOT are introduced.

#### **Inductor Selection**

The inductor selection makes trade-offs among size, cost, efficiency, and transient response requirements. Generally, three key inductor parameters are specified for operation with the device: inductance value (L), inductor saturation current (ISAT), and DC resistance (DCR).

A good compromise between size and loss is a 30% peak-to-peak ripple current  $\Delta I_{\perp}$  to the IC rated current. The switching frequency, input voltage, output voltage, and selected inductor ripple current determines the inductor value as follows:

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times \Delta I_{I}}$$

Larger inductance values result in lower output ripple voltage and higher efficiency, but a slightly degraded transient response. Lower inductance values allow for smaller case size, but the larger ripple current increases the AC losses in the inductor. To enhance the efficiency, choose a low-loss inductor having the lowest possible DC resistance that fits in the allotted dimensions. The inductor value determines not only the ripple current but also the load current of boundary between DEM and CCM.

In the applications, the RT6321 may encounter the events of power on inrush current (capacitive load or heavy load) and output overloading. The RT6321 provides the peak and valley current-limit protections to prevent the device from damages. Moreover, to make the current-limit protection effective, a saturation current rating of the inductor must be greater than the valley current limit of the RT6321.

#### **Input Capacitor Selection**

Input capacitance (CIN) is needed to filter the pulsating current at the drain of the high-side MOSFET. The large ripple voltage on VIN pin must be minimized by CIN. The peak-to-peak voltage ripple on input capacitor is estimated as equation below:

$$\Delta V_{CIN} = D \times I_{OUT} \times \frac{1 - D}{C_{IN} \times f_{SW}} + I_{OUT} \times R_{ESR}$$

Where  $R_{\mbox{\footnotesize ESR}}$  is the equivalent series resistance of  $C_{\mbox{\footnotesize IN}}$  and  $D = \frac{V_{OUT}}{V_{IN} \times \eta}$ 

For ceramic capacitors, the equivalent series resistance (ESR) is very low, the ripple caused by ESR can be ignored, and the minimum input capacitance is estimated as equation below:

$$C_{\text{IN\_MIN}} = I_{\text{OUT\_MAX}} \times \frac{D \times (1-D)}{\Delta V_{\text{CIN\_MAX}} \times f_{\text{SW}}}$$

Where  $\Delta V_{IN\_MAX} = 200 \text{mV}$  for typical application ( $V_{IN} >$ 7V)




Figure 7. CIN Ripple Voltage and Ripple Current In addition, the input capacitor needs to have a very low ESR and must be rated to handle the worst-case RMS input current of:



$$I_{RMS} \cong I_{OUT\_MAX} \times \frac{V_{OUT}}{V_{IN}} \times \sqrt{\frac{V_{IN}}{V_{OUT}}} - 1$$

It is common to use the worse IRMS  $\cong$  IOUT/2 at VIN = 2Vout for design. Note that ripple current ratings from capacitor manufacturers are often based on only 2000 hours of life. Therefore, the de-rating of capacitor is in actual application. Selecting temperature rating of capacitor is required for less derating.

Several capacitors may also be paralleled to meet size, height and thermal requirements in the design. For low input voltage applications, sufficient bulk input capacitance is needed to minimize transient effects during output load changes.

Ceramic capacitors are ideal for switching regulator applications due to its small, robust and very low ESR. However, care must be taken when these capacitors are used at the input. A ceramic input capacitor combined with trace or cable inductance forms a high quality factor (under damped) tank circuit. If the RT6321 circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the device's rating. This situation is easily avoided by placing the low ESR ceramic input capacitor in parallel with a bulk capacitor with higher ESR to damp the voltage ringing.

The input capacitor should be placed as close as possible to the VIN pin, with a low inductance connection to the PGND of the IC. In addition to a larger bulk capacitor, a small ceramic capacitors of  $0.1 \mu F$ should be placed close to the VIN pin. The capacitor should be 0402 or 0603 in size.

#### **Output Capacitor Selection**

The selection of Cout should satisfy the voltage ripple. the transient loads and to ensure that control loop is stable. Loop stability can be checked by viewing the load transient response. The peak-to-peak output ripple,  $\Delta$ Vout, is characterized by two components, ESR ripple  $\Delta VP-P_ESR$  and capacitive ripple  $\Delta VP-P_C$ , are expressed as below:

$$\Delta V_{OUT} = \Delta V_{P-P\_ESR} + \Delta V_{P-P\_C}$$

$$\Delta V_{P-P\_ESR} = \Delta I_L \times R_{ESR}$$

$$\Delta V_{P-P\_C} = \frac{\Delta I_L}{8 \times C_{OUT} \times f_{SW}}$$

Where the  $\Delta I_L$  is the peak-to-peak inductor ripple current and RESR is the equivalent series resistance of Соит.

The output ripple is highest at maximum input voltage since  $\Delta I_L$  increases with input voltage. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements.

Regarding to the transient loads, the VSAG and VSOAR requirement should be taken into consideration for choosing the output capacitance value. The amount of output sag is a function of the maximum duty factor, which is calculated from the on-time and minimum off-

$$t_{ON} = \frac{V_{OUT}}{V_{IN} \times f_{SW}}$$

$$D_{MAX} = \frac{t_{ON}}{t_{ON} + t_{OFF\_MIN}}$$

The worst-case output sag voltage is determined by:

$$\Delta V_{OUT\_SAG} = \frac{L \times I_{L\_PEAK}^2}{2 \times C_{OUT} \times (V_{IN} \times D_{MAX} - V_{OUT})}$$

When the load is removed, the amount of overshoot due to stored inductor energy is calculated as:

$$\Delta V_{OUT\_SOAR} = \frac{L \times I_{L\_PEAK}^2}{2 \times C_{OUT} \times V_{OUT}}$$

Ceramic capacitors have very low equivalent series resistance (ESR) and provide the best ripple performance. Be careful to consider the voltage coefficient of ceramic capacitors when choosing the value and case size. Most ceramic capacitors lose 50% or more of their rated value when used near their rated voltage.

#### Internal Vcc Regulator (VCC)

Good bypassing at VCC pin is necessary to supply the high transient currents required by the MOSFET gate drivers. Place a low ESR MLCC capacitor (C = 1μF/0603) as close as possible to VCC pin and AGND pin. Applications with high input voltage and high switching frequency will increase die temperature



because of the higher power dissipation across the LDO. Do not connect VCC pin to provide power to other devices or loads.

# External Bootstrap Capacitor and Resistor (CBOOT and RBOOT)

Connect a 0.1µF/0603 low ESR ceramic capacitor and  $\leq$  10 $\Omega$  resistor between BOOT pin and LX pin. This bootstrap capacitor provides the gate driver supply voltage for the high-side MOSFET. The internal gate driver is optimized to turn the high-side MOSFET on fast enough for low power loss and good efficiency, but also slow enough to reduce EMI. The most of EMI occurs since VLX rises rapidly when the high-side MOSFET is turned on fast. In some cases, slightly increasing the RBOOT reduces EMI and LX pin spike directly, but the switching loss of high-side MOSFET and die/case temperature are also increased.

#### **Output Voltage Programming**

For the RT6321A/AH, an external resistive divider sets the output voltage according to the following equation:

$$V_{OUT} = \left(1 + \frac{R1}{R2}\right) \times V_{REF}$$




Figure 8. Output Voltage Setting

The recommended R2 is set to around  $40k\Omega$ . For a given R2, the resistance of R1 is calculated as below:

$$R1 = \frac{R2 \times (V_{OUT} - V_{REF})}{V_{REF}}$$

1% resistors are recommended to maintain output voltage accuracy. Besides, the resistor divider

generates a small load on the output, which influences the light-load efficiency. The total resistance of the FB resistor divider should be as large as possible when good light-load efficiency is desired.

Place resistors R1 and R2 very close to the FB pin to minimize PCB trace length and noise. Great care should be taken to route the FB trace away from noise sources. such as the inductor or the LX trace. For better transient and stability performance, it is recommended to add

### Feedforward Capacitor CFF Design

To save time for compensator design and to reduce the layout area through external components, the components of compensator are integrated in the IC. However, this integrated compensator might not be suitable for every load transient specification. Hence, to make RT6321 more adaptable, the feedforward capacitor CFF is used in the feedback loop to improve transient response, as shown in Figure 9. Figure 10 shows the comparison result of bode plot with different feedback loop conditions. Referring to Figure 10, through connecting a CFF in feedback network, the gain and phase are raised in mid-frequency, which not only extends the bandwidth, but also boosts the phase margin. Moreover, there is also a high frequency pole to eliminate high frequency noise. Consequently, those features of feedforward feedback network allow the RT6321 to have faster response to different load transients.




Figure 9. RT6321A/AH Feedback Loop with Feedforward Capacitor




Figure 10. Bode Plot with Different Feedback Loop Conditions

The transfer function of feedforward network is expressed in equation (1) and the positions of zero and pole are calculated in equation (2) and equation (3).

$$\frac{V_{FB}(s)}{V_{OUT}(s)} = \frac{1}{1 + \frac{R1}{R2}} \times \frac{1 + \frac{s}{\frac{1}{R1 \times C_{FF}}}}{1 + \frac{s}{\frac{1}{(R1//R2) \times C_{FF}}}}$$
(1)

$$f_{P} = \frac{1}{2\pi \times R1/R2 \times C_{EF}} (2)$$

$$f_Z = \frac{1}{2\pi \times R1 \times C_{EE}} (3)$$

According to Figure 10, the maximum phase boost that occurs between zero and pole frequencies is defined as maximum phase boost frequency, as expressed in equation (4). Hence, in order to achieve the maximum phase boost by adding CFF in the RT6321, the system's original bandwidth has to be located at maximum phase boost frequency.

$$f_{ph\_max} = \sqrt{f_P \times f_Z}$$
 (4)

For putting zero at the correct frequency to implement maximum phase boost, the first thing is to determine system's bandwidth. A simple way to measure bandwidth of the RT6321 is load transient analysis. By using a converter without feedforward network to observe the voltage deviation frequency during load step, the bandwidth of converter is obtained since the crossover frequency is related to voltage deviation frequency approximately, as shown in Figure 11.




Figure 11. A Simple Way to Get the Bandwidth

Following the above concept, the equation of bandwidth with feedforward CFF is derived, as expressed in equation (5).

$$BW = \sqrt{\frac{1}{2\pi \times R1 \times C_{FF}}} \times \frac{1}{2\pi \times C_{FF}} \left(\frac{1}{R1} + \frac{1}{R2}\right)$$
 (5)

For optimizing transient response, the C<sub>FF</sub> is obtained from equation (5), as shown in equation (6).

$$C_{FF} = \frac{1}{2\pi \times BW} \times \sqrt{\frac{1}{R1} \times \left(\frac{1}{R1} + \frac{1}{R2}\right)}$$
 (6)

After defining the CFF, please also check the load regulation, because feedforward capacitor might inject an offset voltage into Vout to cause Vout inaccuracy. If the output voltage is over-spec caused by calculated CFF, please decrease the value of feedforward capacitor CFF.

#### **Thermal Considerations**

The junction temperature should never exceed the

absolute maximum junction temperature T<sub>J</sub>(MAX), listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

 $PD(MAX) = (TJ(MAX) - TA)/\theta JA$ 

where T<sub>J</sub>(MAX) is the maximum junction temperature, T<sub>A</sub> is the ambient temperature, and  $\theta_{JA}$  is the junction-toambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance,  $\theta_{JA(EVB)}$ , is highly package dependent. For a UQFN-26L 4x3 (FC) package, the thermal resistance,  $\theta_{JA(EVB)}$ , 27.6°C/W is measured in the natural convection at TA = 25°C on a four-layer Richtek evaluation board. The maximum power dissipation at  $T_A = 25^{\circ}C$  can be calculated as below:

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C)/(27.6^{\circ}C/W) = 3.62W$  for a UQFN-26L 4x3 (FC) package

The maximum power dissipation depends on the operating ambient temperature for the fixed T<sub>J(MAX)</sub> and the thermal resistance,  $\theta_{JA(EVB)}$ . The de-rating curves in Figure 12 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 12. De-rating Curve of Maximum Power Dissipation

#### **Layout Considerations**

Printed circuit board (PCB) layout design for switchmode power supply IC is critical and important. Improper PCB layout brings lots of problems on power supply, such as poor output voltage regulation, switching jitter, bad thermal performance, excessively radiate noise and reducing component reliability. To avoid those issues, designers have to understand current trace and signal flow in the switching power supply. The following are design considerations of PCB layout for switching power supply.

- ► For suppressing phase ring and extra power losses that affect device reliability, the input capacitor has to be placed close to VIN pin to reduce the influence of parasitic inductor.
- ▶ For thermal stress and power consumption considerations, the current paths of VIN and VOUT has to be as short and wide as possible to decrease the trace impedance.
- ► Since the LX node voltage swings from VIN to 0V with very fast rising and falling times, switching power supply suffers quite serious EMI issues. To eliminate EMI problems, the inductor must be put as close as possible to IC to narrow the LX node area. Besides, the LX node should be arranged in the same plate to reduce coupling noise path caused by parasitic capacitance.
- ▶ For system stability and coupling noise elimination, the sensitive components and signals, such as control signal and feedback loop, should be kept away from LX node.
- ▶ For enhancing noise immunity on VCC pin, the decoupling capacitor must be connected from VCC to AGND, and the capacitor should be placed close to IC.
- ▶ The feedback signal path from Vout to IC should be wide and kept away from high switching path.



▶ The trace width and numbers of via should be designed based on application current. Make sure the switching power supply has great thermal performance and good efficiency.

An example of PCB layout guides is shown in Figure 13 for reference.




Figure 13. RT6321A/AH Layout Guide

2023



#### **Thermal Performance**

A good PCB design has the optimized thermal performance and efficiency. Under the ambient temperature 25°C, and specified BOM list (refer to Table 1 and Table 2) and Richtek evaluation board, the thermal images of RT6321A/AH are shown in Figure 14.





Figure 14. Thermal image of RT6321A/AH with  $V_{OUT} = 1.05V$ ,  $V_{IN} = 19V$ ,  $I_{OUT} = 12A$  and  $V_{CC\_EXT} = 5V$ 

RT6321-00 September 2023 www.richtek.com



# **Outline Dimension**




Symbol	Dimensions I	n Millimeters	Dimensions In Inches		
	Min	Max	Min	Max	
Α	0.500	0.600	0.020	0.024	
A1	0.000	0.050	0.000	0.002	
А3	0.100	0.200	0.004	0.008	

Tolerance ±0.050

U-Type 26L QFN 4x3 (FC) Package



# **Footprint Information**




Package	Number of Pin	Tolerance
V/W/U/XQFN4x3-26(FC)	26	±0.05

Copyright © 2023 Richtek Technology Corporation. All rights reserved.




# **Packing Information**

### **Tape and Reel Data**



Package Type	Tape Size (W1) (mm)	Pocket Pitch (P) (mm)	Reel Size (A) (mm) (in)		Units per Reel	Trailer (mm)	Leader (mm)	Reel Width (W2) Min./Max. (mm)
QFN/DFN 4x3	12	8	180	7	1,500	160	600	12.4/14.4



- C, D and K are determined by component size. The clearance between the components and the cavity is as follows:
- For 12mm carrier tape: 0.5mm max.

_	Tape Size	W1	F	)	В		F		Ø٦		Н
	Tape Size	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.
	12mm	12.3mm	7.9mm	8.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	0.6mm



### **Tape and Reel Packing**

	Photo/Description	Step	Photo/Description
1	PICTEX."  PICTEX	4	RICHTER OF THE PROPERTY OF THE
2	INTERPORT OF THE PROPERTY OF T	5	
3	HIC & Desiccant (1 Unit) inside  Caution label is on backside of Al bag		Outer box Carton A

Container Reel		Вох				Carton				
Package	Size	Units	Item	Size(cm)	Reels	Units	Item	Size(cm)	Boxes	Unit
OFN 8 DEN 4:2	7" 1,500	Box A	18.3*18.3*8.0	3	4,500	Carton A	38.3*27.2*38.3	12	54,000	
QFN & DFN 4x3		"   1,500	Box E	18.6*18.6*3.5	1	1,500	For Combined or Partial Reel.			

RT6321-00 September 2023 www.richtek.com



### **Packing Material Anti-ESD Property**

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
$\Omega$ /cm $^2$	10 <sup>4</sup> to 10 <sup>11</sup>					

## **Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries

Copyright © 2023 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



# **Datasheet Revision History**

Version	Date	Description	Item
00	2023/9/1	Final	Features on P1

Copyright © 2023 Richtek Technology Corporation. All rights reserved. 
RT6321-00 September 2023 
www.rich