

12A, 23V Synchronous Step-Down Converter with 3.3V/5V LDO

General Description

The RT6320 family are high efficiency synchronous step-down DC-DC converters with pseudo constant switching frequency of 500kHz and deliver up to 12A output current. The RT6320B/C and RT6320BH/CH operate from 4.5V to 23V input voltage. The output voltage of RT6320B/BH is fixed to 3.3V. The input voltage of RT6320C/CH ranges from 5.2V to 23V and the output voltage of RT6320C/CH is fixed to 5.1V.

The RT6320 adopts Advanced Constant On-Time (ACOT®) control architecture that provides ultra-fast transient response and further reduces the external component count. In steady states, the ACOT® operates at nearly constant switching frequency over line, load and output voltage ranges and makes the EMI filter design easier.

By setting the voltage of the EN/MODE pin, RT6320 operates either in diode emulation mode (DEM) or ultrasonic mode (USM) at light load. The USM maintains operation frequency above 25kHz, which eliminates the acoustic noise. In the DEM, RT6320 provides the best light-load efficiency and improves the acoustic noise with spread spectrum function.

RT6320 provides PGOOD indicator for easy system sequence control. Full protection features are also integrated in the device, including the cycle-by-cycle current limit, OVP, UVP, input UVLO and OTP.

All the above functions are integrated in a UQFN-26L 4x3 (FC) package.

Features

- Input Voltage Range
 - ► RT6320B/BH: 4.5V to 23V ► RT6320C/CH: 5.2V to 23V
- Output Voltage
 - ► RT6320B/BH: 3.3V
 - ► RT6320C/CH: 5.1V
- 12A Continuous Output Current
- Stable with POSCAP and MLCC Capacitor
- Fast Transient Response
- Diode Emulation Mode (DEM) for Power Saving
- Ultrasonic Mode (USM) for Avoiding Acoustic Noise
- Pseudo Constant Switching Frequency of 500kHz in CCM
- Internal Power MOSFET Switch 17m Ω (high-side) and 7.5m Ω (low-side)
- LDO
 - ► RT6320B/BH: 3.3V/100mA
 - ► RT6320C/CH: 5V/100mA
- Overcurrent Limit
 - ► RT6320B/BH/C/CH: 18A
- Output Under-/Overvoltage Protection (UVP/OVP)
 - ► RT6320B/C: Latched Mode UVP/OVP
 - ► RT6320BH/CH: Hiccup Mode UVP and Non-Latched Mode OVP
- Input Undervoltage-Lockout (UVLO)
- Over-Temperature Protection (OTP)
 - ▶ RT6320B/C: Latched Mode OTP
 - ► RT6320BH/CH: Non-Latched Mode OTP
- Junction Temperature Range: -40°C to 125°C


Applications

- Laptop Computers
- Tablet PCs
- Networking Systems
- Servers
- Personal Video Recorders
- Flat Panel Television and Monitors
- · Distributed Power Systems

. RICHTEK is a registered trademark of Richtek Technology Corporation.




Simplified Application Circuit





Ordering Information




Note:

Richtek products are Richtek Green Policy compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.


- (1): Latched mode for UVP, OVP and OTP
- (2): Hiccup mode for UVP & Non-latched mode for OVP and OTP

Marking Information



Pin Configuration

(TOP VIEW)



UQFN-26L 4x3 (FC)

RICHTEK

August 2023

RT6320-00



Functional Pin Description


Pin No.	Pin Name	Pin Function
1	EN/MODE	Enable and operation mode control input. In order to ensure the IC logic status of turn-on/off, the low logic time length of EN/MODE control signal must be larger than 0.5 μ s. DO NOT leave this pin floating. RT6320 supports either in diode emulation mode (DEM) or ultrasonic mode (USM) at light load (Table 3) through setting the voltage of the EN/MODE pin. Regarding the EN/MODE control logic of RT6320, please refer to Table 4.
2	воот	Bootstrap supply for high-side gate driver. Connect a high quality and low ESR ceramic capacitor (minimum C = $0.1\mu\text{F}/0603$) from BOOT pin to LX pin through a short and low inductance paths. During the period of low-side MOSFET turn-on, the bootstrap capacitor is charged by BOOT pin to store required energy for high-side gate driver. A bootstrap resistor (0603 size, $\leq 10\Omega$) in series with the bootstrap capacitor is strongly recommended for reducing the voltage spike at LX node.
3, 4	LX	Switch node of the buck converter is internally connected to the source terminal of the high-side MOSFET and the drain terminal of the low-side MOSFET. LX is also used for the internal ramp generation, on-time generation and current detection. Connect this pin to output inductor and keep the sensitive trace and signals away.
5 to 15	PGND	Ground return from low-side power MOSFET and its driver. Directly soldering to a large PCB PGND plane and connecting thermal vias under PGND pin are required to minimize the parasitic impedance and thermal resistance.
16, 17	VIN	Input voltage pin. VIN pin is used to supply the internal bias voltage, VCC and LDO. Use wide PCB traces and multiple vias to make the connection. Apply at least two layers for the input trace. Connecting the ceramic capacitor (C = $10\mu\text{F}/0805\text{x}2 + 0.1\mu\text{F}/0603\text{x}1$) as close as possible from VIN pin to PGND pin is necessary.
18	ENLDO	The internal LDO (for VCC) and LDO3/5 control input. If ENLDO voltage is lower than "ENLDO input low voltage threshold", the RT6320B/C is in shutdown mode with all function disabled. DO NOT leave this pin floating. Regarding the ENLDO control logic of RT6320, please refer to Table 4.
19	FSEL	Switching frequency setting pin. The FSEL pin must be connected to AGND.
20	VCC_EXT	External voltage input for VCC. If an external 5V supply voltage is applied to VCC_EXT pin, VCC will be internally switchover to VCC_EXT pin and the internal LDO of VCC will be disabled for further reducing the power consumption. Note that, in order to avoid any noise disturbance including switching noise, an external 5V supply voltage must be stable and constant. Hence, a RC filter (R = 1.1 Ω /0603 and C = 4.7 μ F/0603) is required between an external 5V supply voltage and the VCC_EXT pin. It should be placed as close as possible to the VCC_EXT pin. Leave the VCC_EXT pin floating if this pin is not used.
21	PGOOD	Power good indicator is an open-drain output. This pin is pulled low as UVP, OVP, OTP, EN/MODE low or output voltage is not regulated (such as before soft-start). An external pull-up resistor to VCC or other external rail is required, and the recommended pull-up resistor ranges from $10k\Omega$ to $100k\Omega$. Do not pull the PGOOD voltage higher than 6V.
22	AGND	Ground of internal analog circuitry. AGND must be connected to the PGND plane through a single point.
23	VCC	Internal LDO output. Used as supply to internal control circuits. DO NOT connect to any external loads. Connect a high-quality capacitor (C = 1μ F/0603) from this pin to AGND.




Pin No.	Pin Name	Pin Function
24	FF (RT6320B/BH)	Output feedforward pin. FF pin is connected between internal divider resistors. A proper feedforward capacitor connecting from VOUT pin to FF pin can enhance the transient performance. Furthermore, FF pin is used to detect output voltage status for OVP, UVP or PGOOD. If FF voltage is below 60% of internal reference 1.1V, the UVP is triggered. If FF voltage is greater than 120% of internal reference 1.1V, the OVP is triggered. After soft-start is completed, if FF voltage is greater than 90% of internal reference 1.1V, PGOOD is pulled high.
24	FF (RT6320C/CH)	Output feedforward pin. FF pin is connected between internal divider resistors. A proper feedforward capacitor connecting from VOUT pin to FF pin can enhance the transient performance. Furthermore, FF pin is used to detect output voltage status for OVP, UVP or PGOOD. If FF voltage is below 60% of internal reference 1.7V, the UVP is triggered. If FF voltage is greater than 120% of internal reference 1.7V, the OVP is triggered. After soft-start is completed, if FF voltage is greater than 90% of internal reference 1.7V, PGOOD is pulled high.
0.5	VOUT (RT6320B/BH)	Output voltage sense pin. Connect to the output of buck converter. LDO3 (3.3V) will be internally switchover to VOUT pin when the LDO bypass switch is turned on.
25	VOUT (RT6320C/CH)	Output voltage sense pin. Connect to the output of buck converter. LDO5 (5V) will be internally switchover to VOUT pin when the LDO bypass switches is turned on.
26	LDO3 (RT6320B/BH)	Internal 3.3V LDO output. Bypass a capacitor ($10\mu F/0603$) to PGND. This pin is capable of sourcing 100mA. When ENLDO voltage is higher than "ENLDO input high voltage threshold" and input voltage exceeds the UVLO rising threshold, the internal 3.3V LDO is enabled. Besides, LDO3 switchovers to VOUT pin after soft-start period is finished.
26	LDO5 (RT6320C/CH)	Internal 5V LDO output. Bypass a capacitor ($10\mu F/0603$) to PGND. This pin is capable of sourcing 100mA. When ENLDO voltage is higher than "ENLDO input high voltage threshold" and input voltage exceeds the UVLO rising threshold, the internal 5V LDO is enabled. Besides, LDO5 switchovers to VOUT pin after soft-start period is finished.



Functional Block Diagram









Absolute Maximum Ratings (Note 1)

Sup	ply Input Voltage,	, VIN	\sim -0.3V to 28V
-----------------------	--------------------	-------	---------------------

- Enable LDO Pin Voltage, VENLDO ------ -0.3V to 28V

- Boot Voltage, VBS ----- (VLX-0.3V) to (VLX + 6V)
- Lead Temperature (Soldering, 10 sec.)------ 260°C
- Junction Temperature ------ 150°C

ESD Ratings

• ESD Susceptibility (Note 2)

HBM (Human Body Model) ------ 2kV

Recommended Operating Conditions (Note 3)

- Supply Input Voltage (RT6320B) ------ 4.5V to 23V
- Supply Input Voltage (RT6320C) ----- 5.2V to 23V

Thermal Information (Note 4 and Note 5)

	Thermal Parameter	UQFN-26L 4x3 (FC)	Unit
θЈА	Junction-to-ambient thermal resistance (JEDEC standard)	34	°C/W
θJC(Top)	Junction-to-case (top) thermal resistance	5.1	°C/W
θJC(Bottom)	Junction-to-case (bottom) thermal resistance	3	°C/W
θJA(EVB)	Junction-to-ambient thermal resistance (specific EVB)	27.6	°C/W
ΨJC(Top)	Junction-to-top characterization parameter	0.05	°C/W
ΨЈВ	Junction-to-board characterization parameter	12.9	°C/W

www.richtek.com



Electrical Characteristics

 $(V_{IN}$ = 12V. The typical values are referenced to T_A = T_J = 25°C. Both minimum and maximum values are referenced to T_A = T_J from -10°C to 105°C. Unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Тур	Max	Unit
Supply Voltage	•						I
Least V III as Brown	N/m	RT6320B/BH				23	V
Input Voltage Range	Vin	RT6320C/CH		5.2		23	V
Supply Current	•						I
Supply Current	loupu	RT6320B/C an VEN/MODE = VE	d RT6320BH/CH: :NLDO = 0V		5		^
(Shutdown)	ISHDN	RT6320B/C an V _{EN/MODE} = 0V,	d RT6320BH/CH: V _{ENLDO} = 5V		45		μА
Supply Current	Iq		(diode emulation mode), 5%, not switching	70	100	130	μΑ
(Quiescent)	iq		(diode emulation mode), 5%, not switching	100	120	140	μΑ
UVLO							
UVLO Rising Threshold	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	RT6320B/BH	Н 3.8			4.4	V
OVEO Rising Threshold	VUVLO_Rising	RT6320C/CH 4.1 4.				4.7	V
UVLO Hysteresis	VHYS				0.3		V
Enable/Mode & ENLDO I	ogic Thresho	old and Timing					
EN/MODE Input High Voltage	VEN/MODE_H			400	635	880	mV
EN/MODE Input Low Voltage	VEN/MODE_L			230	500	800	mV
EN/MODE Input Current	IEN/MODE	VEN/MODE = 0.1	1V	0	2	4	μΑ
Ultrasonic Mode	VEN/MODE	RT6320B/BH/C	C/CH	0.88		1.7	V
Diode Emulation Mode	VEN/MODE	RT6320B/BH/C	C/CH	2.3	-		V
ENLDO Input High Voltage	VENLDO_H	RT6320B/BH/C	/CH	400	635	880	mV
ENLDO Input Low Voltage	VENLDO_L	RT6320B/BH/C	C/CH	230	500	800	mV
Output Voltage							
Output Voltage Set Point	Vout	RT6320B/BH	T _A = T ₁ = 25°C CCM	3.267	3.3	3.333	V
Output Voltage Set Follit	V001	$T_A = T_J = 25$ °C, CCM		5.049	5.1	5.151	V
VCC Regulator Voltage	Vcc				5		V
On-Resistance							
High-Side MOSFET On- Resistance	RDS(ON)_H	T _A = T _J = 25°C			17		mΩ
Low-Side MOSFET On- Resistance	RDS(ON)_L	T _A = T _J = 25°C		7.5		mΩ	

Copyright © 2023 Richtek Technology Corporation. All rights reserved.

RT6320-00 August 2023 www.richtek.com



Parameter	Symbol	Tes	Test Conditions			Max	Unit
Discharge MOSFET On- Resistance	RDISCHG	TA = TJ = 25°C, VEN/MODE = 0V.	From LX to PGND	30	50	100	Ω
Current Limit							
Low-Side MOSFET Valley Current Limit	ILIM_VY	RT6320B/C and T _A = T _J = 25°C	RT6320BH/CH:	15	18	21	А
Oscillator Frequency		•					
Oscillator Frequency	fosc	FSEL = 0V		400	500	600	kHz
On-Time Timer Control	1			•	I.	I.	•
Minimum On-Time	ton_min				50		ns
Minimum Off-Time	toff_min				200		ns
Ultrasonic Mode				•		•	•
Operation Period	tusm			20	30	40	μS
Soft-Start	•	1			I	I	
		RT6320B/BH	$T_A = T_J = 25^{\circ}C$, from	1.4	2	2.7	
Soft-Start Time	tss	RT6320C/CH	EN/MODE high to PGOOD high	2.2	2.9	3.6	ms
		RT6320B/BH	$T_A = T_J = 25$ °C, from		0.75	1.22	
Output Rising Time	t _R	RT6320C/CH 10% to 90% Vout			1.2	1.8	ms
Output Overvoltage Prot	tection	-1		l			<u> </u>
Output Overvoltage Threshold		RT6320B/BH/C/	CH: VFF rising	114	120	126	%
Output Overvoltage		RT6320BH			8		%
Hysteresis		RT6320CH			5		%
Output Overvoltage Deglitch Time					10		μS
Output Undervoltage Pro	otection			•		•	
Output Undervoltage Falling Threshold		RT6320B/BH/C/	CH: VFF falling	55	60	65	%
Output Undervoltage Rising Threshold		RT6320B/BH/C/	CH: VFF rising		72		%
Output Undervoltage Deglitch Time			RT6320B/BH/C/CH: force VFF below UVP falling threshold until LX stop switching.		11		μs
		RT6320B/BH		1.7	2.3	2.9	
UV Blank Time RT6320C/		RT6320C/CH	From EN/MODE high	2.2	2.9	3.6	ms
Power Good		1					
Power Good Threshold		RT6320B/BH/C/	CH: VFF rising	87	90	93	%
De la Carallia de la		RT6320B/BH	T T 0500		10.9		6,
Power Good Hysteresis		RT6320C/CH	T _A = T _J = 25°C		7.1		%
Power Good Low Deglitch Time					20		μS




Parameter	Symbol	Tes	Min	Тур	Max	Unit					
LDO Regulator											
LDO Outrot Valta aa	VLDO3	RT6320B/BH		3.25	3.3	3.35	V				
LDO Output Voltage	V _{LDO5}	RT6320C/CH	VEN/MODE = 0V, no bypass	4.925	5	5.075	V				
LDO Dropout Voltage	VDROP	ILDO = 20mA, V (Note 6)	/EN/MODE = 0V, no bypass.		200		mV				
LDO Output Current Limit	ILIM_LDO			120	200	300	mA				
LDO Bypass Switch											
LDO Bypass Switch On-	Dava	RT6320B/BH	T T 250C		2.6		0				
Resistance	RBYP_LDO	RT6320C/CH	TA = TJ = 25°C		1.8		Ω				
LDO Bypass Switch	VBYP LDO	RT6320B/BH		2.9	3.1	3.3	V				
Turn-on Voltage	ON	RT6320C/CH		4.5	4.7	4.9]				
Bypass Switch Switchover Hysteresis		RT6320B/C and RT6320BH/CH:		0.1	0.2	0.3	V				
VCC Bypass Switch											
VCC Bypass Switch On- Resistance	RBYP_VCC	T _A = T _J = 25°C			4.4		Ω				
VCC Bypass Switch Turn-on Voltage	VBYP_VCC_ ON			4.5	4.7	4.9	V				
VCC Bypass Switch Switchover Hysteresis				0.1	0.2	0.3	V				
Thermal Shutdown											
Thermal Shutdown Threshold	TsD				150		°C				
Thermal Shutdown Hysteresis	TSD_HYS	RT6320BH/CH			20		°C				

- Note 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 2. Devices are ESD sensitive. Handling precautions are recommended.
- Note 3. The device is not guaranteed to function outside its operating conditions.
- Note 4. For more information about thermal parameter, see the Application and Definition of Thermal Resistances report, AN061.
- Note 5. θ_{JA(EVB)}, Ψ_{JC(TOP)} and Ψ_{JB} are measured on a high effective-thermal-conductivity four-layer test board (Richtek EVB) which is in size of 120mm x 90mm; furthermore, all layers with 1 oz. Cu. Thermal resistance/parameter values may vary depending on the PCB material, layout, and test environmental conditions.
- Note 6. Guaranteed by design.




Typical Application Circuit



 R_{BOOT}^* : R_{BOOT} is reserved for option. R_{BOOT} must be less than 10 Ω .

CFF* is optional for better transient and stability performance





 R_{BOOT}^* : R_{BOOT} is reserved for option. R_{BOOT} must be less than 10Ω .

CFF* is optional for better transient and stability performance



Table 1. Suggested Typical Component Selections for the Application-Part I

Part Number	V _{OUT}	R1 & R2	C _{FF}	L	REXT	C _{EXT}	C _{EN/MODE}	C _{ENLDO}
RT6320B/BH	3.3V	NIA	33pF/50V/0603	45.11	4.40/0002	4.7. 5/0.3\//0003	0.4 = (=0) ((0000	0.4 5/50\//0002
RT6320C/CH	5.1V	NA	22pF/50V/0603	1.5µП	1.5μΗ 1.1Ω/0603	4.7μF/6.3V/0603	0.1μΕ/50V/0603	0.1μF/50V/0603

Table 2. Suggested Typical Component Selections for the Application-Part II


Part Number	V _{OUT}	C _{IN}	C _{OUT}	R _{BOOT}	Своот	C _{VCC}	C _{LDO}
RT6320B/BH	3.3V	10μF/35V/0805x2	22	00/0000	0.4 5/50//0002	4 F/C 2)//0002	10E/6 2\//0602
RT6320C/CH	5.1V	0.1μF/50V/0603x1	22μF/6.3V/0805x4	0Ω/0603	0.1μF/50V/0603	1μF/6.3V/0603	10μF/6.3V/0603


Note:


⁽¹⁾ All the input and output capacitors are the suggested values, referring to the effective capacitances, subject to any de-rating effect, like a DC bias.





Typical Operating Characteristics















Copyright © 2023 Richtek Technology Corporation. All rights reserved.


RICHTEK


is a registered trademark of Richtek Technology Corporation.


RT6320-00 August 2023 www.richtek.com




















RT6320-00







Power Off from EN/MODE RT6320B/BH, $V_{IN} = 12V$, EN/MODE = 5V, ENLDO = 5V, $V_{OUT} = 3.3V$, $I_{OUT} = 12A^{-}$ V_{EN/MODE} (5V/Div) V_{OUT} (2V/Div) ΙL (5A/Div) PGOOD (5V/Div) Time (50µs/Div)










Copyright © 2023 Richtek Technology Corporation. All rights reserved.

RICHTEK is a registered trademark of Richtek Technology Corporation.


RT6320-00 August 2023 www.richtek.com




VOUT UVP with Latched Mode



VOUT OVP with Non-Latched Mode



VOUT UVP with Hiccup Mode





Operation

The RT6320 is a high efficiency synchronous step-down converter with integrated MOSFETs. The RT6320 utilizes the proprietary Advanced Constant On-Time (ACOT®) control architecture to provide very fast transient response. The ultra-fast ACOT® control enables the use of small output capacitance and optimizes the component size without additional compensation network.

During normal operation, the high-side MOSFET turns on with a fixed one-shot on-time timer after the beginning of each clock cycle. The inductor current linearly increases when high-side MOSFET turns on and low-side MOSFET turns off. Similarly, the inductor current linearly decreases when high-side MOSFET turns off and low-side MOSFET turns on. The voltage ripple on the output has similar shape to the inductor current due to the output capacitor ESR.

The feedback voltage ripple comparing with an internal reference is caught by feedback resistor network. When a fixed minimum off-time timer is timeout and the inductor valley current is below the valley current-limit threshold, the fixed one-shot one-time timer is triggered if the feedback voltage falls below the feedback reference voltage. Therefore, the output voltage is regulated through the previously mentioned principle.

ACOT® Control Architecture

In order to achieve good stability with low-ESR ceramic capacitors, ACOT® uses a virtual inductor current ramp generated inside the IC. The internal ramp signal replaces the ESR ramp normally provided by the output capacitor's ESR. The ramp signal and other internal compensations are optimized for low-ESR ceramic output capacitors.

Conventional COT control implements the on-time timer proportional to Vout and inversely proportional to VIN to achieve pseudo-fixed frequency with wide VIN range. A fixed on-time timer of conventional COT control has no compensation for the voltage drop of the MOSFETs and inductor during higher load condition.

In order to compensate the voltage drop of MOSFETs and inductor without influencing the fast transient behavior of the COT topology, a frequency locked loop system with slowly adjusting on-time timer is further

added to the ACOT® control.

Average Output Voltage Control Loop

In continuous conduction mode, conventional COT control has DC offset between $V_{FB(average)}$ and V_{REF} as shown in Figure 1. In order to cancel the DC offset, the RT6320 provides an average output voltage control loop to adjust the comparator input V_{REF} . Hence, the $V_{FB(average)}$ always follows the designed value. The control loop efficiently improves the load and line regulation without affecting the transient performance.




Figure 1. Conventional COT Control Loop Operation

High Voltage Conversion Ratio Function

In conventional COT control, the maximum duty cycle is limited by the minimum off-time. RT6320 provides a feature of increasing the on-time function (up to $15\mu s$) to extend the maximum duty cycle of 2S battery applications.

Diode Emulation Mode (DEM)

Diode emulation mode is selected by the EN/MODE voltage level. The device enters diode emulation mode when EN/MODE voltage is greater than 2.3V. In diode emulation mode, the RT6320 automatically and smoothly reduces switching frequency at light-load conditions. As the output current decreases from heavy load to light load, the inductor current is naturally reduced. Once the valley point of inductor current touches to zero during decreasing output current, the behavior is boundary mode between continuous conduction and discontinuous conduction mode. In order to emulate the behavior of free-wheeling diode, the device only allows partial negative current flow from drain to source of the low-side MOSFET when inductor free-wheeling current becomes negative.

During decreasing output current, the discharge time of the output capacitor is gradually longer. When the voltage on output capacitor is lower than the reference

Copyright © 2023 Richtek Technology Corporation. All rights reserved.



of regulating voltage, the next one-shot on-time timer is activated. On the contrary, when the output current increases from light load to heavy load and inductor current finally reaches to the continuous conduction, the switching frequency smoothly increases to preset value. The boundary load condition between continuous conduction and discontinuous conduction mode is shown in Figure 2 and is calculated as follows:

$$I_{LOAD} = \frac{V_{IN} - V_{OUT}}{2 \times L} \times t_{ON}$$

where $\ensuremath{\mathsf{ILOAD}}$ is the output loading current and $\ensuremath{\mathsf{tON}}$ is the on-time




Figure 2. Boundary Condition of CCM/DEM

As mentioned above, diode emulation mode features natural high efficiency in the light-load conditions. In DEM operation (assuming that the coil resistance remains fixed), low inductor value has high efficiency and high output voltage ripple. However, high inductor value features low efficiency and less output voltage ripple. The drawback of using high inductor value includes larger physical size and lower load transient response (especially at low input voltage level).

Ultrasonic Mode (USM)

The RT6320B/BH/C/CH activates a unique type of diode emulation mode with a minimum switching frequency of 25kHz, called ultrasonic mode. The acoustic frequency is avoided in ultrasonic mode. Ultrasonic mode is selected by the EN/MODE voltage level. If EN/MODE voltage ranges from 0.88V to 1.7V, the device operates in ultrasonic mode.

When the internal 25kHz oscillator is triggered, the oneshot on-time timer is activated for turning on high-side MOSFET. Once the one-shot on-time timer is completed, the low-side MOSFET is turned on with offtime timer. After the one-shot on-time timer and off-time timer are finished, the device keeps both high-side and low-side MOSFET off and waits for next trigger.

In order to regulate output voltage with 25kHz minimum switching frequency, the one-shot on-time timer and offtime timer are adjusted based on load condition. In noload condition, the shorter one-shot on-time timer and longer off-time timer are applied as initial value. In this manner, the inductor current decreases to negative value during the off-time state. When the output current slowly increases from no load, the valley point of inductor current is increased by reducing the width of off-time timer until the inductor valley point reaches from negative value to zero. In previous load condition, if the output current is further increased, the width of on-time timer is gradually increased from shorter value to normal value before the switching frequency is higher than 25kHz. Once the switching frequency is higher than 25kHz with increasing output current, the behavior of device is changed from ultrasonic mode to diode emulation mode.

On-Time Reduction Function for DEM

In normal diode emulation mode, the output voltage ripple of converter is proportional to on-time and inversely proportional to load current. In order to have smaller voltage ripple in light-load applications, the RT6320 provides a smart reduction on-time function. The smart reduction on-time function naturally decreases on-time when load current is decreasing. Therefore, the output voltage ripple is reduced.

Spread Spectrum Function for DEM

In order to reduce the acoustic noise in diode emulation mode, RT6320 provides spread spectrum function with randomly adjusted on-time. The random variation value is $\pm 7\%$ of normal on-time value. Once the load condition enters to CCM, the device disables the spread spectrum function because switching frequency is much higher than acoustic frequency.

EN/MODE and ENLDO Sink Current

The RT6320 does not allow uncertain voltage on EN/MODE and ENLDO pin, which may cause the logic or behavior error on device. In order to prevent the EN/MODE and ENLDO pin from floating, the RT6320 builds the EN/MODE and ENLDO input current for eliminating floating voltage on EN/MODE and ENLDO pin. The characteristic of EN/MODE input current vs EN/MODE input voltage is shown in Figure 3.




Figure 3. Characteristics of EN/MODE Input Current

Soft-Start

The RT6320 provides an internal soft-start to prevent large input inrush current and output voltage overshoot. If EN/MODE voltage, ENLDO voltage, and input voltage exceed their rising thresholds, the soft-start function is activated. The VFB starts to track the internal reference voltage ranging from zero to the target.

Valley Current Limit

RT6320-00

The RT6320 features a cycle-by-cycle valley current limit for avoiding the large output current and overheat. The device cycle-by-cycle compares the valley current of the inductor with the valley current-limit threshold. The output current is limited to the sum of the valley current and a half of ripple current when valley current of inductor reaches valley current-limit threshold.

After the device completes the minimum off-time and keeps ON state of low-side MOSFET, the inductor valley current level is monitored by measuring the low-side MOSFET voltage between the LX pin and PGND pin during the ON state of low-side MOSFET. During the

August 2023

ON state of low-side MOSFET, the measured low-side MOSFET voltage is proportional to the low-side MOSFET current. In order to improve the accuracy of measured current, the temperature compensation circuit is built internally.

In order to prevent the device from overcurrent, if the measured low-side MOSFET current is higher than valley current-limit threshold, the device remains ON state of the low-side MOSFET and the one-shot on-time timer is inhibited until its current linearly decreases lower than valley current-limit threshold. Once the low-side MOSFET current is below valley current-limit threshold, the next one-shot on-time timer is permitted to generate. The circuit of the cycle-by-cycle valley current limit works in every switching cycle.

Peak Current Limit

The RT6320 with a cycle-by-cycle peak current limit prevents the device from inductor saturation or any possibility of damage caused by too much output inrush current. The device cycle-by-cycle compares the peak current of the inductor with the peak current-limit threshold.

After the device finishes the minimum on-time timer and remains ON state of high-side MOSFET, the inductor peak current level is monitored by sensing the high-side MOSFET voltage between the VIN pin and LX pin during the ON state of high-side MOSFET. During the ON state of high-side MOSFET, the measured high-side MOSFET voltage is proportional to the high-side MOSFET current.

In order to prevent the device from inductor saturation or any risk of damage, if the measured high-side MOSFET current is higher than peak current-limit threshold, the on-time timer is terminated immediately to limit the inductor current and the inductor current is decreased by turning on the low-side MOSFET. Once the low-side MOSFET current is below valley current-limit threshold, the next one-shot on-time timer is permitted to generate. The circuit of the cycle-by-cycle peak current limit works in every switching cycle.

Output Undervoltage Protection (UVP)

The output undervoltage protection of RT6320 includes latched mode. If the inductor current is higher than current-limit threshold (valley/peak current-limit

ed. RICHTEK is a registered trademark of Richtek Technology Corporation.

Copyright © 2023 Richtek Technology Corporation. All rights reserved.



threshold) during heavy-load condition, the output voltage tends to drop because the load demand exceeds that the converter can support.

When the load demand is larger than the current ability of converter, the VFF starts to drop. Once the VFF drops below typical 60% of reference voltage and the time length of this state is larger than the time width 11 us (typical), the latched/hiccup mode UVP is triggered. The different behaviors for latched/hiccup mode UVP is as follows:

- The RT6320B/C provides output undervoltage protection (UVP) with latched mode. Once UVP is triggered, the IC stops PWM switching and enter latched mode. If UVP event is released, users should re-toggle the EN/MODE pin or power recycle VIN supply to re-power on the device.
- The RT6320BH/CH provides output undervoltage protection (UVP) with hiccup mode. Once UVP is triggered, the IC takes a determined period for initiating auto-recovery soft-start sequence. If UVP event is released, the output voltage is regulated to target reference.

Output Overvoltage Protection (OVP)

The output overvoltage protection of RT6320 includes latched mode. If the VFF rises above typical 120% of reference voltage and the time length of this state is larger than the time width $12\mu s$ (typical), the latched/non-latched mode OVP is triggered. The different behaviors of latched/non-latched mode OVP is as follows:

- The RT6320B/C provides output overvoltage protection (OVP) with latched mode. Once OVP is triggered, the IC stops PWM switching and enter latched mode. If OVP event is released, users should re-toggle the EN/MODE pin or power recycle VIN supply to re-power on the device.
- The RT6320BH/CH provides output overvoltage protection (OVP) with non-latched mode. Once OVP is triggered, the IC stops PWM switching and enter non-latched mode. If the OVP condition is released and the output voltage is lower than regulation level. the device returns to regulate output voltage.

Over-Temperature Protection (OTP)

The over-temperature protection of RT6320 includes latched mode. OTP circuitry prevents device from overheating due to excessive power dissipation. If the junction temperature of device exceeds typical 150°C, the latched mode OTP is triggered to stop the temperature rising. The behaviors of latched mode OTP is as follows:

- The RT6320B/C provides over-temperature protection (OTP) with latched mode. Once OTP is triggered, the IC stops PWM switching and enter latched mode. If OTP event is released, users should re-toggle the EN/MODE pin or power recycle VIN supply to re-power on the device.
- The RT6320BH/CH provides over-temperature protection (OTP) with non-latched mode. Once OTP is triggered, the IC stops PWM switching and enter non-latched mode. If the junction temperature of device drops below typical 130°C, the device enables the soft-start function to build the output voltage.

Input Undervoltage-Lockout (UVLO)

The RT6320 provides an Undervoltage-Lockout (UVLO) function that monitors the input voltage. In order to protect the device from operating at insufficient input voltage, the UVLO function inhibits switching when input voltage drops below the UVLO falling threshold. The IC resumes switching when input voltage exceeds the UVLO rising threshold.

Enable Control and Mode Selection

EN/MODE pin integrates both enable control and mode selection (USM/DEM) for RT6320B/BH/C/CH. If EN/MODE voltage is less than 0.23V, the RT6320 is turned off (shutdown). If EN/MODE voltage ranges from 0.88V to 1.7V, the RT6320B/BH/C/CH is turned on and the operation mode is USM. Similarly, if EN/MODE voltage is larger than 2.3V, the RT6320B/BH/C/CH is turned on and the operation mode is DEM. For the EN/MODE control logic and operation mode selection, please refer to Table 3 and Table 4.



Table 3. RT6320 Operation Mode Selection

Part Number	EN/MODE Voltage	Operation Mode
RT6320B/BH/C/CH	< 0.23V	Shutdown
RT6320B/BH/C/CH	0.88V ~ 1.7V	USM
RT6320B/BH/C/CH	≥ 2.3V	DEM

Table 4. RT6320 Power Logic

Notice: 0 = Logic low, 1 = Logic high, X = Don't care, ON = Active, OFF = Inactive, N/A = Not applicable											
		Input*		Output							
Part Number	ENLDO*	EN/MODE*	VCC EXT*	Bypass Switch		VCC	LDO	VOUT			
	LIVEDO LIVINODE		.00_EXI	VCC	LDO	700					
	0	X	X	OFF	OFF	OFF	OFF	OFF			
RT6320B/BH/C/CH	1	0	Х	OFF	OFF	ON	ON	OFF			
K10320b/bH/C/CH	1	1	1	ON	ON	ON	ON	ON			
	1	1	0	OFF	ON	ON	ON	ON			

Input*: VIN is ready in the whole power logic table.

ENLDO*: Logic = 1 means Ven/Mode > 0.88V. Logic = 0 means Ven/Mode < 0.23V $EN/MODE^*$: Logic = 1 means Ven/MODE > 0.88V. Logic = 0 means Ven/MODE < 0.23VVCC_EXT*: Logic = 1 means VCC_EXT > 4.9V. Logic = 0 means VCC_EXT < 4.2V



Internal Output Voltage Discharge

The RT6320 has an output voltage discharge function by using an internal MOSFET 50Ω (typical), which is connected from the LX pin to PGND pin. The output voltage discharge function is enabled if any of the following events is triggered:

- Input undervoltage-lockout (UVLO)
- Output under/overvoltage protection (UVP/OVP)
- Over-temperature protection (OTP)
- EN/MODE pin is pulled low

Internal Vcc Regulator (VCC)

The internal Vcc regulator is a linear regulator. The Vcc regulator steps down input voltage to typical 5V in order to supply both internal circuitry and gate drivers. DO NOT connect to any external loads. Connect a capacitor $(C = 1\mu F/0603)$ from VCC pin to AGND pin. RT6320B/BH/C/CH enables V_{CC} regulator after V_{IN} rises higher than UVLO rising threshold and ENLDO voltage is larger than ENLDO input high voltage. The power logic of V_{CC} is shown in Table 4. For lower power consumption, VCC switchovers to the VCC EXT pin as the specified condition (refer to Figure 4 and Figure 5) is satisfied.

Low Dropout Regulator (LDO)

Both RT6320B and RT6320C have 3.3V LDO and 5V LDO, respectively. The output current capability of these two LDOs are 100mA. The output current limit of these two LDOs are 200mA. Once the input voltage exceeds the UVLO rising threshold, the LDO is enabled.

In order to reduce the power consumption, LDO switchovers to VOUT pin through the LDO bypass switch when the following events are all satisfied:

- · Soft-start is completed
- VOUT pin voltage is higher than LDO bypass switch turn-on voltage
- ▶ LDO bypass switch turn-on voltage of RT6320B is 3.1V
- ▶ LDO bypass switch turn-on voltage of RT6320C is

The LDO bypass switch is turned off when any of the following specified events is triggered:

- Input undervoltage-lockout (UVLO)
- Output under/overvoltage protection (UVP/OVP)
- Over-temperature protection (OTP)
- EN/MODE pin is pulled low
- · Soft-start is not completed
- The VOUT pin voltage is lower than LDO bypass switch turn-off voltage (LDO bypass switch turn-on voltage minus LDO bypass switch hysteresis voltage)
- ▶ LDO bypass switch turn-off voltage of RT6320B is 2.9V
- ▶ LDO bypass switch turn-off voltage of RT6320C is 4.5V

External Voltage Input for Vcc (VCC_EXT)

The RT6320B/BH/C/CH has VCC_EXT pin. In order to reduce the power consumption, the internal VCC regulator switchovers to VCC EXT through the VCC bypass switch if VCC_EXT pin is connected to an external voltage larger than typical 4.7V. Once the voltage of VCC EXT pin is lower than typical 4.5V, the VCC bypass switch is disconnected. The power logic of VCC EXT is shown in Table 4.

Power Good (PGOOD)

The PGOOD pin is an open-drain output. An external pull-up resistor to VCC or other external rail is required, and the recommended pull-up resistor ranges from 10k to 100k. Do not pull the PGOOD voltage higher than 6V. In order to prevent unwanted PGOOD glitches during load transient or dynamic Vout change, the RT6320 provides PGOOD low deglitch time with typical 20µs.

The PGOOD pin is pulled low when any of the following specified events is triggered:

- Input undervoltage-lockout (UVLO)
- Output under/overvoltage protection (UVP/OVP)
- Over-temperature protection (OTP)
- EN/MODE pin is pulled low
- ENLDO pin is pulled low
- · Soft-start is not completed
- The FF pin voltage is lower than PGOOD falling threshold (PGOOD rising threshold minus PGOOD hysteresis voltage) of the target voltage



Power Sequence

The power sequence of RT6320 includes VIN pin power on/off and EN/MODE pin power on/off. The detailed sequence information is shown in Figure 4 to Figure 11.






Figure 4. The RT6320B/BH VIN and EN/MODE Pin Power On




Figure 5. The RT6320C/CH VIN and EN/MODE Pin Power On






Figure 6. The RT6320B/BH VIN Pin Power Off




Figure 7. The RT6320C/CH VIN Pin Power Off




Figure 8. The RT6320B/BH EN/MODE Pin Power Off




Figure 9. The RT6320C/CH EN/MODE Pin Power Off






Figure 10. The RT6320B/BH ENLDO Pin Power Off




Figure 11. The RT6320C/CH ENLDO Pin Power Off



Application Information

Richtek's component specification does not include the following information in the Application Information section. Thereby no warranty is given regarding its validity and accuracy. Customers should take responsibility to verify their own designs and reserve suitable design margin to ensure the functional suitability of their components and systems.

A general RT6320 application circuit is shown in Typical Application Circuit section. External component selection is largely driven by the load requirement. In this section, the key external components such as the inductor L, the input capacitor CIN, the output capacitor Cout, the internal regulator capacitor Cvcc, and the bootstrap capacitor CBOOT are introduced.

Output Voltage Adjustment

The RT6320B/BH/C/CH is internally built with feedback resistors for setting VouT voltage to 3.3/5.1V. The FF pin is located between feedback R1 resistor (80k Ω) and feedback R2 resistor (40k Ω). In application, if slightly decreasing output voltage is needed, the additional resistor (R3) added between VOUT pin and FF pin decreases the output voltage. If the output voltage needs to increase slightly, the additional resistor (R4) added between FF pin and GND increases the output voltage. Please refer to the following equation and Figure 12.

$$\begin{split} &V_{OUT_Valley} = \left(1 + \frac{R1/\!/R3}{R2/\!/R4}\right) \times V_{REF}, \\ &B/BH: \ where \ R1 = 80k\Omega, \ R2 = 40k\Omega, \ V_{REFF} = 1.1V \\ &C/CH: \ where \ R1 = 80k\Omega, \ R2 = 40k\Omega, \ V_{RFFF} = 1.7V \end{split}$$




Figure 12. RT6320B/BH/C/CH Slightly Adjusts Vout with FF Pin

Inductor Selection

The inductor selection makes trade-offs among size, cost, efficiency, and transient response requirements. Generally, three key inductor parameters are specified for operation with the device: inductance value (L), inductor saturation current (ISAT), and DC resistance (DCR).

A good compromise between size and loss is a 30% peak-to-peak ripple current ΔI_{\perp} to the IC rated current. The switching frequency, input voltage, output voltage, and selected inductor ripple current determines the inductor value as follows:

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times \Delta I_{L}}$$

Larger inductance values result in lower output ripple voltage and higher efficiency, but a slightly degraded transient response. Lower inductance values allow for smaller case size, but the larger ripple current increases the AC losses in the inductor. To enhance the efficiency, choose a low-loss inductor having the lowest possible DC resistance that fits in the allotted dimensions. The inductor value determines not only the ripple current but also the load current of boundary between DEM and CCM.

In the applications, the RT6320 may encounter the events of power on inrush current (capacitive load or heavy load) and output overloading. The RT6320 provides the peak and valley current-limit protections to prevent the device from damages. Moreover, to make the current-limit protection effective, a saturation current rating of the inductor must be greater than the valley current limit of the RT6320.

Input Capacitor Selection

Input capacitance (CIN) is needed to filter the pulsating current at the drain of the high-side MOSFET. The large ripple voltage on VIN pin must be minimized by CIN. The peak-to-peak voltage ripple on input capacitor is estimated as equation below:

$$\Delta V_{CIN} = D \times I_{OUT} \times \frac{1 - D}{C_{IN} \times f_{SW}} + I_{OUT} \times R_{ESR}$$

Where R_{ESR} is the equivalent series resistance of C_{IN} and combined with trace or cable inductance forms a high

$$D = \frac{V_{OUT}}{V_{IN} \times \eta}$$

For ceramic capacitors, the equivalent series resistance (ESR) is very low, the ripple caused by ESR can be ignored, and the minimum input capacitance is estimated as equation below:

$$C_{\text{IN_MIN}} = I_{\text{OUT_MAX}} \times \frac{D \times (1-D)}{\Delta V_{\text{CIN_MAX}} \times f_{\text{SW}}}$$

Where ΔV_{IN} MAX = 200mV for typical application (V_{IN} > 7V)




Figure 13. CIN Ripple Voltage and Ripple Current

In addition, the input capacitor needs to have a very low ESR and must be rated to handle the worst-case RMS input current of:

$$I_{RMS} \cong I_{OUT_MAX} \times \frac{V_{OUT}}{V_{IN}} \times \sqrt{\frac{V_{IN}}{V_{OUT}} - 1}$$

It is common to use the worst $I_{RMS} \cong I_{OUT}/2$ at $V_{IN} =$ 2Vout for design. Note that ripple current ratings from capacitor manufacturers are often based on only 2000 hours of life. Therefore, the de-rating of capacitor is worse in actual application. Selecting temperature rating of capacitor is required for less derating.

Several capacitors may also be paralleled to meet size, height and thermal requirements in the design. For low input voltage applications, sufficient bulk input capacitance is needed to minimize transient effects during output load changes.

Ceramic capacitors are ideal for switching regulator applications due to its small, robust and very low ESR. However, care must be taken when these capacitors are used at the input. A ceramic input capacitor quality factor (under damped) tank circuit. If the RT6320 circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the device's rating. This situation is easily avoided by placing the low ESR ceramic input capacitor in parallel with a bulk capacitor with higher ESR to damp the voltage ringing.

The input capacitor should be placed as close as possible to the VIN pin, with a low inductance connection to the PGND of the IC. In addition to a larger bulk capacitor, a small ceramic capacitors of 0.1μF should be placed close to the VIN pin. The capacitor should be 0402 or 0603 in size.

Output Capacitor Selection

The selection of Cout should satisfy the voltage ripple, the transient loads and to ensure that control loop is stable. Loop stability can be checked by viewing the load transient response. The peak-to-peak output ripple, ΔV_{OUT} , is characterized by two components, ESR ripple ΔV_{P-P} ESR and capacitive ripple ΔV_{P-P} C, are expressed as below:

$$\Delta V_{OUT} = \Delta V_{P-P ESR} + \Delta V_{P-P C}$$

$$\Delta V_{P-P}$$
 ESR = $\Delta I_L \times R_{ESR}$

$$\Delta V_{P-P_C} = \frac{\Delta I_L}{8 \times C_{OUT} \times f_{SW}}$$

Where the ΔI_{\perp} is the peak-to-peak inductor ripple current and RESR is the equivalent series resistance of Соит.

The output ripple is highest at maximum input voltage since ΔI_L increases with input voltage. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements.

Regarding to the transient loads, the VSAG and VSOAR requirement should be taken into consideration for choosing the output capacitance value. The amount of output sag is a function of the maximum duty factor, which is calculated from the on-time and minimum offtime.



$$t_{ON} = \frac{V_{OUT}}{V_{IN} \times f_{SW}}$$

$$D_{MAX} = \frac{t_{ON}}{t_{ON} + t_{OFF_MIN}}$$

The worst-case output sag voltage is determined by:

$$\Delta V_{OUT_SAG} = \frac{L \times I_{L_PEAK}^2}{2 \times C_{OUT} \times (V_{IN} \times D_{MAX} - V_{OUT})}$$

When the load is removed, the amount of overshoot due to stored inductor energy is calculated as:

$$\Delta V_{OUT_SOAR} = \frac{L \times I_{L_PEAK}^2}{2 \times C_{OUT} \times V_{OUT}}$$

Ceramic capacitors have very low equivalent series resistance (ESR) and provide the best ripple performance. Be careful to consider the voltage coefficient of ceramic capacitors when choosing the value and case size. Most ceramic capacitors lose 50% or more of their rated value when used near their rated voltage.

Internal Vcc Regulator (VCC)

Good bypassing at VCC pin is necessary to supply the high transient currents required by the MOSFET gate drivers. Place a low ESR MLCC capacitor (C = $1\mu F/0603$) as close as possible to VCC pin and AGND pin. Applications with high input voltage and high switching frequency will increase die temperature because of the higher power dissipation across the LDO. Do not connect VCC pin to provide power to other devices or loads.

External Bootstrap Capacitor and Resistor (CBOOT and RBOOT)

Connect a 0.1µF/0603 low ESR ceramic capacitor and \leq 10 Ω resistor between BOOT pin and LX pin. This bootstrap capacitor provides the gate driver supply voltage for the high-side MOSFET. The internal gate driver is optimized to turn the high-side MOSFET on fast

enough for low power loss and good efficiency, but also slow enough to reduce EMI. The most of EMI occurs since VLX rises rapidly when the high-side MOSFET is turned on fast. In some cases, slightly increasing the RBOOT reduces EMI and LX pin spike directly, but the switching loss of high-side MOSFET and die/case temperature are also increased.

Feedforward Capacitor CFF Design

To save time for compensator design and to reduce the layout area through external components, the components of compensator are integrated in the IC. However, this integrated compensator might not be suitable for every load transient specification. Hence, to make RT6320 more adaptable, the feedforward capacitor CFF is used in the feedback loop to improve transient response, as shown in Figure 14. Figure 15 shows the comparison result of bode plot with different feedback loop conditions. Referring to Figure 15, through connecting a CFF in feedback network, the gain and phase are raised in mid-frequency, which not only extends the bandwidth, but also boosts the phase margin. Moreover, there is also a high frequency pole to eliminate high frequency noise. Consequently, those features of feedforward feedback network allow the RT6320 to have faster response to different load transients.




Figure 14. RT6320B/BH/C/CH Feedback Loop with Feedforward Capacitor




Figure 15. Bode Plot with Different Feedback Loop Conditions

The transfer function of feedforward network is expressed in equation (1) and the positions of zero and pole are calculated in equation (2) and equation (3).

$$\frac{V_{FB}(s)}{V_{OUT}(s)} = \frac{1}{1 + \frac{R1}{R2}} \times \frac{\frac{s}{\frac{1}{R1 \times C_{FF}}}}{1 + \frac{s}{\frac{1}{(R1//R2) \times C_{FF}}}}$$
(1)

$$f_{P} = \frac{1}{2\pi \times R1/R2 \times C_{EE}} (2)$$

$$f_Z = \frac{1}{2\pi \times R1 \times C_{FF}} (3)$$

According to Figure 15, the maximum phase boost that occurs between zero and pole frequencies is defined as maximum phase boost frequency, as expressed in equation (4). Hence, in order to achieve the maximum phase boost by adding CFF in the RT6320, the system's original bandwidth has to be located at maximum phase boost frequency.

$$f_{ph_max} = \sqrt{f_P \times f_Z}$$
 (4)

For putting zero at the correct frequency to implement maximum phase boost, the first thing is to determine system's bandwidth. A simple way to measure bandwidth of the RT6320 is load transient analysis. By using a converter without feedforward network to observe the voltage deviation frequency during load step, the bandwidth of converter is obtained since the crossover frequency is related to voltage deviation frequency approximately, as shown in Figure 16.




Figure 16. A Simple Way to Get the Bandwidth Following the above concept, the equation of bandwidth with feedforward CFF is derived, as expressed in equation (5).

$$BW = \sqrt{\frac{1}{2\pi \times R1 \times C_{FF}}} \times \frac{1}{2\pi \times C_{FF}} \left(\frac{1}{R1} + \frac{1}{R2}\right)$$
 (5)

For optimizing transient response, the CFF is obtained from equation (5), as shown in equation (6).

$$C_{\mathsf{FF}} = \frac{1}{2\pi \times \mathsf{BW}} \times \sqrt{\frac{1}{\mathsf{R1}} \times \left(\frac{1}{\mathsf{R1}} + \frac{1}{\mathsf{R2}}\right)} \ \ (6)$$

After defining the CFF, please also check the load regulation, because feedforward capacitor might inject an offset voltage into Vout to cause Vout inaccuracy. If the output voltage is over-spec caused by calculated CFF, please decrease the value of feedforward capacitor CFF.



Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature T_J(MAX), listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

 $PD(MAX) = (TJ(MAX) - TA)/\theta JA$

where T_J(MAX) is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-toambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance, $\theta_{JA(EVB)}$, is highly package dependent. For a UQFN-26L 4x3 (FC) package, the thermal resistance, θ_{JA(EVB)}, 27.6°C/W is measured in the natural convection at TA = 25°C on a four-layer Richtek evaluation board. The maximum power dissipation at T_A = 25°C can be calculated as below:

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C)/(27.6^{\circ}C/W) = 3.62W$ for a UQFN-26L 4x3 (FC) package

The maximum power dissipation depends on the operating ambient temperature for the fixed T_J(MAX) and the thermal resistance, θJA(EVB). The de-rating curves in Figure 17 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 17. De-rating Curve of Maximum Power Dissipation

Layout Considerations

Printed circuit board (PCB) layout design for switchmode power supply IC is critical. Improper PCB layout brings lots of problems on power supply, such as poor output voltage regulation, switching jitter, bad thermal performance, excessively radiate noise and reducing component reliability. To avoid those issues, designers have to understand current trace and signal flow in the switching power supply. The following are design considerations of PCB layout for switching power supply.

- ▶ For suppressing phase ring and extra power losses that affect device reliability, the input capacitor has to be placed close to VIN pin to reduce the influence of parasitic inductor.
- ▶ For thermal stress and power consumption considerations, the current paths of VIN and VOUT has to be as short and wide as possible to decrease the trace impedance.
- ► Since the LX node voltage swings from V_{IN} to 0V with very fast rising and falling times, switching power supply suffers quite serious EMI issues. To eliminate EMI problems, the inductor must be put as close as possible to IC to narrow the LX node area. Besides, the LX node should be arranged in the same plate to reduce coupling noise path caused by parasitic capacitance.

- ▶ For system stability and coupling noise elimination, the sensitive components and signals, such as control signal and feedback loop, should be kept away from LX node.
- ▶ For enhancing noise immunity on VCC pin, the decoupling capacitor must be connected from VCC to AGND, and the capacitor should be placed close to the IC.
- ▶ The feedback signal path from Vout to IC should be wide and kept away from high switching path.
- ▶ The trace width and numbers of via should be designed based on application current. Make sure the supply power has great performance and good efficiency.

An example of PCB layout guides are shown in Figure 18 to Figure 19 for reference.




Figure 18. RT6320B/BH Layout Guide




Figure 19. RT6320C/CH Layout Guide

RT6320-00 August 2023 www.richtek.com



Thermal Performance

A good PCB design has the optimized thermal performance and efficiency. Under the ambient temperature 25°C, and specified BOM list (refer to Table 1 and Table 2) and Richtek evaluation board, the thermal images of RT6320 are shown in Figure 20 to Figure 21.




Figure 20. Thermal image of RT6320B/BH with Vout = 3.3V, VIN = 19V, IOUT = 12A and VCC EXT = 5V





Figure 21. Thermal image of RT6320C/CH with Vout = 5.1V, VIN = 19V, IOUT = 12A and VCC EXT = 5V



Outline Dimension




Symbol	Dimensions	In Millimeters	Dimension	s In Inches
	Min	Max	Min	Max
А	0.500	0.600	0.020	0.024
A1	0.000	0.050	0.000	0.002
A3	0.100	0.200	0.004	0.008

Tolerance ±0.050

U-Type 26L QFN 4x3 (FC) Package



Footprint Information




Package	Number of Pin	Tolerance
V/W/U/XQFN4x3-26(FC)	26	±0.05




Packing Information

Tape and Reel Data



Package Type	Tape Size (W1) (mm)	Pocket Pitch (P) (mm)	Reel Size (A) (mm) (in)		Units per Reel	Trailer (mm)	Leader (mm)	Reel Width (W2) Min./Max. (mm)
QFN/DFN 4x3	12	8	180	7	1,500	160	600	12.4/14.4



- C, D and K are determined by component size. The clearance between the components and the cavity is as follows:
- For 12mm carrier tape: 0.5mm max.

Tape Size	W1	F)	E	3	i	=	Q	IJ	Н
Tape Size	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.
12mm	12.3mm	7.9mm	8.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	0.6mm

Copyright © 2023 Richtek Technology Corporation. All rights reserved.



Tape and Reel Packing

Step	Photo/Description	Step	Photo/Description
1	Reel 7"	4	RICHTER AND THE PROPERTY OF TH
2	HIC & Desiccant (1 Unit) inside	5	12 inner boxes per outer box
3	Caution label is on backside of Al bag	6	Outer box Carton A

Container	R	eel	Вох				Carton			
Package	Size	Units	Item	Size(cm)	Reels	Units	Item	Size(cm)	Boxes	Unit
OFN 8 DEN 4:2	N 8 DEN 4v2 7" 4 500	Box A	18.3*18.3*8.0	3	4,500	Carton A	38.3*27.2*38.3	12	54,000	
QFN & DFN 4x3	FN 4x3 7" 1,500		Box E	18.6*18.6*3.5	1	1,500	For Combined or Partial Reel.			



Packing Material Anti-ESD Property

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
Ω /cm ²	10 ⁴ to 10 ¹¹					

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2023 Richtek Technology Corporation. All rights reserved.

RT6320-00 August 2023 www.richtek.com

RT6320



Datasheet Revision History

Version	Date	Description	Item
00	2023/8/31	Final	Features on P1