

Design

Tools

Sample &<br>Buy

## **Complete LPDDR5/5X Memory Power Solution**

Technical

Documentation

### <span id="page-0-0"></span>**1 General Description**

The RT6301A is an integrated power management IC solution for LPDDR5 and LPDDR5X memory. This device provides two single buck voltage regulators VDD2 (1.065V/8A) and VDDQ (0.52V/3A), and one load switch VDD1 (1.8V/1A).

The RT6301A adopts an Advanced Constant On-Time (ACOT® ) control architecture that provides ultra-fast transient response and further reduces the number of external components. In steady states, the ACOT® operates at a nearly constant switching frequency across line, load and output voltage ranges and simplifies the EMI filter design.

The RT6301A operates in diode emulation mode (DEM) under the light load condition, offering optimal light load efficiency. It also supports multiple operational modes, S0, S3, and S4/5, controlled by the EN/EN\_VDDQ control inputs.

The RT6301A provides full protection functions, including the cycle-by-cycle current limit, OVP, UVP, input UVLO, and OTP.

All functions are integrated in a WQFN-19L 3x3 (FC) package. The recommended junction temperature range is -40°C to 125°C.

### <span id="page-0-1"></span>**2 Ordering Information**



#### **Note 1.**

Richtek products are Richtek Green Policy compliant and marked with  $(1)$  indicates compatible with the current requirements of IPC/JEDEC J-STD-020.

#### <span id="page-0-2"></span>**3 Features**

- ⚫ **Wide Input Supply Range: 4.5V to 23V for HV Buck Converter**
- ⚫ **Three High-Efficiency Output Regulators:**
	- ⚫ **VDD1 (Load Switch): 1.8V/1A**

Evaluation

**Boards** 

- ⚫ **VDD2 (HV Buck Converter): 1.065V/8A**
- ⚫ **VDDQ (LV Buck Converter): 0.32V/3A or 0.52V/3A (Selectable by VSEL Pin)**
- ⚫ **12A Peak Output Current for VDD2**
- ⚫ **Compliant with LPDDR5/5X Power-On/Off Sequence in JEDEC Standard**
- ⚫ **Stable Operation with POSCAP and MLCC Capacitors**
- ⚫ **Fast Transient Response with ACOT® Control**
- ⚫ **Diode Emulation Mode (DEM) for Power Saving**
- ⚫ **Low RDS(ON) Internal Power MOSFETs**
- ⚫ **Overcurrent Protection (OCP)**
- ⚫ **Output Undervoltage or Overvoltage Protection (UVP/OVP)**
- ⚫ **Input Undervoltage-Lockout (UVLO)**
- ⚫ **Over-Temperature Protection (OTP)**
- ⚫ **Power-Good Indicator**

### <span id="page-0-3"></span>**4 Applications**

- ⚫ Laptop Computers
- ⚫ Tablet PCs
- ⚫ Networking Systems
- ⚫ Distributed Power Systems

### <span id="page-0-4"></span>**5 Marking Information**



WA= : Product Code YMDAN : Date Code





### <span id="page-1-0"></span>**6 Simplified Application Circuit**







### **Table of Contents**





## <span id="page-3-0"></span>**7 Pin Configuration**



WQFN-19L 3x3 (FC)

### <span id="page-3-1"></span>**8 Functional Pin Description**









### <span id="page-5-0"></span>**9 Functional Block Diagram**



### <span id="page-6-0"></span>**10 Absolute Maximum Ratings**

#### [\(Note 2\)](#page-6-3)



<span id="page-6-3"></span>**Note 2.** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

### <span id="page-6-1"></span>**11 ESD Ratings**

#### [\(Note 3\)](#page-6-4)

⚫ ESD Susceptibility



<span id="page-6-4"></span>**Note 3.** Devices are ESD sensitive. Handling precautions are recommended.

### <span id="page-6-2"></span>**12 Recommended Operating Conditions**

#### [\(Note 4\)](#page-6-5)



<span id="page-6-5"></span>**Note 4.** The device is not guaranteed to function outside its operating conditions.

### <span id="page-7-0"></span>**13 Thermal Information**

[\(Note 5\)](#page-7-2)



<span id="page-7-2"></span>**Note 5.** For more information about thermal parameter, see the Application and Definition of Thermal Resistances report, [AN061.](https://www.richtek.com/Design%20Support/Technical%20Document/AN061?sc_lang=en)

### <span id="page-7-1"></span>**14 Electrical Characteristics**

(V<sub>IN\_VDD2</sub> = 12V, V<sub>EN</sub> = V<sub>EN\_VDDQ</sub> = 5V, V<sub>CC</sub> = 5V. The typical values are referenced to T<sub>A</sub> = T<sub>J</sub> = 25°C. Both minimum and maximum values are referenced to  $T_A = T_J$  from −10°C to 105°C. Unless otherwise specified.)



Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. www.richtek.com RT6301A DS-00 August 2024





Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. RT6301A\_DS-00 August 2024 www.richtek.com

**RICHTEK** 



## **RT6301A**





### <span id="page-11-0"></span>**15 Typical Application Circuit**



Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. www.richtek.com RT6301A DS-00 August 2024

### <span id="page-12-0"></span>**16 Typical Operating Characteristics**











**VDDQ Frequency vs. Load Current**



#### Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. RT6301A\_DS-00 August 2024 www.richtek.com







0.300 0.305 0.310 0.315 0.320 0.325 0.330 0.335 0.340  $\sum_{\text{odd}}$  0.325<br>  $0.325$ <br>
0.320<br>  $\frac{V_{\text{IN}} = 3.3V}{V_{\text{IN}} = 4.5V}$ <br>  $\frac{V_{\text{IN}} = 4.5V}{V_{\text{IN}} = 5.5V}$ <br>
0.310<br>  $\frac{V_{\text{IN}} = 5.5V}{V_{\text{IN}} = 5.5V}$ <br>
0.305<br>  $\frac{V_{\text{DDQ}} = 0.32V}{V_{\text{DDQ}} = 0.32V}$ ,  $L = 0.47\mu H$ ,<br>  $\frac{C_{\text{OUT}} = 2$ Load Current (A) **VDDQ Output Voltage vs. Output Current**  $VDDQ = 0.32V$ ,  $L = 0.47 \mu H$  $C_{OUT} = 22 \mu Fx2$ , VSEL = 0V  $V_{IN} = 3.3V$  $V_{IN} = 4.5V$  $V_{IN} = 5V$  $V_{IN} = 5.5V$ 







Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. www.richtek.com **RT6301A\_DS-00 August 2024** 







15

![](_page_15_Picture_0.jpeg)

![](_page_15_Picture_1.jpeg)

![](_page_15_Figure_2.jpeg)

![](_page_16_Picture_0.jpeg)

![](_page_16_Picture_1.jpeg)

![](_page_16_Figure_2.jpeg)

### <span id="page-17-0"></span>**17 Operation**

The RT6301A is an integrated power solution comprising two high-efficiency synchronous step-down converters for VDD2 and VDDQ, a 1.8V/1A load switch for VDD1. The high-efficiency synchronous step-down converters, VDD2 and VDDQ, utilize the proprietary Advanced Constant On-Time (ACOT<sup>®</sup>) control architecture, providing a very fast transient response. The ultra-fast ACOT $^{\circledR}$  control enables the use of small output capacitance and optimizes the component size without an additional compensation network.

During normal operation, the high-side MOSFET turns on with a fixed one-shot on-time timer after the beginning of each clock cycle. The inductor current linearly increases when the high-side MOSFET turns on and the low-side MOSFET turns off. Similarly, the inductor current linearly decreases when the high-side MOSFET turns off and the low-side MOSFET turns on. The voltage ripple on the output has a similar shape to the inductor current due to the output capacitor ESR.

The feedback voltage ripple, compared with an internal reference, is captured by the output feedback pin. When a fixed minimum off-time timer times out and the inductor valley current is below the valley current-limit threshold, the fixed one-shot one-time timer is triggered if the feedback voltage falls below the feedback reference voltage. Therefore, the output voltage is regulated through the previously mentioned principle.

#### <span id="page-17-1"></span>**17.1 ACOT® Control Architecture**

To achieve good stability with low-ESR ceramic capacitors, ACOT<sup>®</sup> uses a virtual inductor current ramp generated within the IC. The internal ramp signal replaces the ESR ramp normally provided by the output capacitor's ESR. The ramp signal and other internal compensations are optimized for low-ESR ceramic output capacitors.

Conventional COT control implements the on-time timer proportional to V<sub>OUT</sub> and inversely proportional to V<sub>IN</sub> to achieve a pseudo-fixed frequency with a wide VIN range. A fixed on-time timer in conventional COT control has no compensation for the voltage drop of the MOSFETs and the inductor during higher load conditions.

To address the voltage drop of MOSFETs and the inductor without influencing the fast transient behavior of the COT topology, a frequency locked loop system with a slowly adjusting on-time timer is further added to the ACOT<sup>®</sup> control.

#### <span id="page-17-2"></span>**17.2 Average Output Voltage Control Loop**

In continuous conduction mode, conventional COT control has a DC offset between VOUT(average) and VREF, as shown in [Figure 1.](#page-17-4) In order to cancel the DC offset, the RT6301A provides an average output voltage control loop to adjust the comparator input VREF. Hence, the VOUT(average) always follows the designed value. The control loop efficiently improves the load and line regulation without affecting the transient performance.

![](_page_17_Figure_12.jpeg)

Figure 1. Conventional COT Control Loop Operation

#### <span id="page-17-4"></span><span id="page-17-3"></span>**17.3 Diode Emulation Mode (DEM)**

In diode emulation mode, the RT6301A automatically and smoothly reduces the switching frequency under lightload conditions. As the output current decreases from heavy load to light load, the inductor current is naturally reduced. Once the valley point of the inductor current reaches zero during decreasing output current, the behavior transitions to a boundary mode between continuous conduction and discontinuous conduction mode. To emulate the behavior of a free-wheeling diode, the device only allows partial negative current flow from the drain to the

source of the low-side MOSFET when the inductor free-wheeling current becomes negative.

During decreasing output current, the discharge time of the output capacitor gradually becomes longer. When the voltage on the output capacitor is lower than the reference regulating voltage, the next one-shot on-time timer is activated. On the contrary, when the output current increases from light load to heavy load and the inductor current finally reaches continuous conduction, the switching frequency smoothly increases to the preset value. The boundary load condition between continuous conduction and discontinuous conduction mode is shown in Figure [2](#page-18-3) and is calculated as follows:

$$
I_{\text{LOAD}} = \frac{V_{\text{IN}} - V_{\text{OUT}}}{2 \times L} \times t_{\text{ON}}
$$

where ILOAD is the output loading current and ton is the on-time.

![](_page_18_Figure_6.jpeg)

![](_page_18_Figure_7.jpeg)

<span id="page-18-3"></span>As mentioned above, diode emulation mode naturally features high efficiency under light-load conditions. In DEM operation, assuming that the coil resistance remains constant, a low inductor value has high-efficiency and high output voltage ripple. However, a high inductor value features low efficiency and less output voltage ripple. The drawbacks of using a high inductor value include a larger physical size and a slower load transient response (especially at low input voltage levels).

#### <span id="page-18-0"></span>**17.4 EN/EN\_VDDQ/VSEL Sink Current**

The RT6301A does not permit uncertain voltages on the EN, EN\_VDDQ, or VSEL pins, as these may lead to logic or behavioral errors in the device. To prevent these pins from floating, the RT6301A incorporates an internal 0.3µA pull-down current to eliminate any floating voltages.

#### <span id="page-18-1"></span>**17.5 VDD1 Current Limit**

The current limit circuitry prevents damage to the power switch MOSFET and the backend device. The current limit circuit monitors the current of the path from input to output using a current sensing circuit and controls the pass transistor's gate voltage. When the path current exceeds the current limit, the current limit circuit adjusts the gate voltage to limit the output current.

#### <span id="page-18-2"></span>**17.6 VDD2 and VDDQ Valley Current Limit**

The RT6301A features a cycle-by-cycle valley current limit for avoiding large output currents and overheating. The device cycle-by-cycle compares the valley current of the inductor with the valley current-limit threshold. The output current is limited to the sum of the valley current and half of the ripple current when the inductor valley current reaches the valley current-limit threshold.

After the device completes the minimum off-time and keeps the low-side MOSFET in the ON state, the inductor valley current level is monitored by measuring the low-side MOSFET voltage between the LX pin and PGND pin

during the ON state of the low-side MOSFET. During the ON state of the low-side MOSFET, the measured lowside MOSFET voltage is proportional to the low-side MOSFET current. To improve the accuracy of the measured current, the temperature compensation circuit is built internally.

To prevent the device from overcurrent, if the measured low-side MOSFET current is higher than the valley currentlimit threshold, the device remains the low-side MOSFET in the ON state and the one-shot on-time timer is inhibited until its current linearly decreases lower than the valley current-limit threshold. Once the low-side MOSFET current is below the valley current-limit threshold, the next one-shot on-time timer is permitted to generate. The circuit of the cycle-by-cycle valley current limit works in every switching cycle.

#### <span id="page-19-0"></span>**17.7 Output Undervoltage Protection (UVP)**

The RT6301A implements output UVP to prevent the end device from low voltage operation. If the valley current of the inductor (VDD2/VDDQ) or the output current (VDD1) is higher than the current-limit threshold during heavyload conditions, the output voltage tends to drop because the load demand exceeds that the converters (VDD2/VDDQ) or Load switch (VDD1) can support.

When the load demand is exceeds the current capability, the VOUT VDD2, VOUT VDDQ, and VOUT VDD1 begin to decrease. If the VOUT\_VDD2, VOUT\_VDDQ, and VOUT\_VDD1 voltages drop below 60% of the target voltage and the time length of this state is larger than the time width  $20\mu s$  (typical), the UVP is triggered. Once UVP is triggered, the IC stops switching and shuts down all rails using the discharge function. For the RT6301A, the UVP feature operates in latched mode. If the UVP condition is cleared, users must toggle the EN pin again to power on the device.

#### <span id="page-19-1"></span>**17.8 VDD2/VDDQ Output Overvoltage Protection (OVP)**

The RT6301A implements output OVP to prevent the end device from over voltage operation. If one of the voltages VOUT VDD2 (VDD2) and VOUT VDDQ (VDDQ) rises above 125% of the target voltage and the time length of this state is larger than the time width 20us (typical), the OVP is triggered.

Once OVP is triggered, the IC stops switching, enters latched mode, and shuts down all rails using the discharge function. If the OVP event is released, users should re-toggle the EN pin or power recycle VIN supply to re-power the device.

#### <span id="page-19-2"></span>**17.9 Over-Temperature Protection (OTP)**

The over-temperature protection of RT6301A operates in a non-latched mode. The OTP circuitry prevents the device from overheating due to excessive power dissipation. If the junction temperature of the device exceeds a typical value of 150 $^{\circ}$ C, the OTP is triggered to stop the temperature rising. Once the OTP is triggered, the IC enters a non-latched mode and shuts down all rails using the discharge function. If the junction temperature of the device drops below a typical value of 125°C, the device follows the power-on sequence to restore the output voltage.

#### <span id="page-19-3"></span>**17.10 Input Undervoltage-Lockout (UVLO)**

The RT6301A provides an Undervoltage-Lockout (UVLO) function that monitors the input voltage. To protect the device from operating at insufficient input voltage, the UVLO function inhibits switching when the input voltage drops below the UVLO falling threshold.

For the RT6301A, the IC resumes switching when the input voltage exceeds the UVLO rising threshold and the EN signal is re-toggled.

#### <span id="page-20-0"></span>**17.11 VSEL Logic Control**

The VSEL pin of the RT6301A provides a 1-bit VID function to dynamically adjust the target voltage of VDDQ. If the voltage of VSEL is greater than 1.2V, the VDDQ output voltage is 0.52V. If the voltage of VSEL is less than 0.4V, the VDDQ output voltage is 0.32V. For the VSEL control logic, refer to [Table 1.](#page-20-5)

<span id="page-20-5"></span>![](_page_20_Picture_333.jpeg)

![](_page_20_Picture_334.jpeg)

#### <span id="page-20-1"></span>**17.12 EN and EN\_VDDQ Logic Control**

The EN and EN\_VDDQ pins integrate enable control and mode selection (S0, S3, and S4/S5) for the RT6301A. If the voltage of EN and EN\_VDDQ is greater than 1.2V, all the rails are turned on (S0). If the voltage of EN is greater than 1.2V and the voltage of EN\_VDDQ is less than 0.4V, VDD1 and VDD2 are turned on, while VDDQ is turned off (S3). Moreover, regardless of the logic state of EN\_VDDQ, if the EN voltage is less than 0.4V, all the rails are turned off (S4/S5 or other). For the EN and EN\_VDDQ control logic, refer to [Table 2.](#page-20-4)

<span id="page-20-4"></span>

$14000$ at any $4000$ and $1500$ vs. $1000$ and $1000$					
$0 =$ Logic low, $1 =$ Logic high, ON = Active, OFF = Inactive,					
<b>State</b>	EN	EN_VDDQ	VDD1	VDD2	VDDQ
S <sub>0</sub>			ΟN	<b>ON</b>	ON
S <sub>3</sub>			ΟN	0N	<b>OFF</b>
S4/S5			<b>OFF</b>	<b>OFF</b>	<b>OFF</b>
Other			OFF	OFF	<b>OFF</b>

**Table 2. EN and EN\_VDDQ Control Logic**

Note 6. EN: Logic = 1 means  $V_{EN} > 1.2V$ . Logic = 0 means  $V_{EN} < 0.4V$ .

 $EN_VDDQ: Logic = 1$  means  $V_{EN_VDDQ} > 1.2V$ . Logic = 0 means  $V_{EN_VDDQ} < 0.4V$ .

#### <span id="page-20-2"></span>**17.13 Soft-Shutdown and Internal Output Voltage Discharge**

When EN or EN\_VDDQ is pulled low, the VDDQ ramps down using a soft shutdown function, while the other rails use an output voltage discharge function to discharge their output to GND. Moreover, the output voltage discharge function, which includes VDD1, VDD2, and VDDQ, utilizes an internal MOSFET with resistance of 10 $\Omega$  (typical). The internal MOSFET is enabled when any of the following events are triggered:

- ⚫ Input undervoltage-lockout (UVLO)
- ⚫ Output undervoltage/overvoltage protection (UVP/OVP)
- ⚫ Over-temperature protection (OTP)

#### <span id="page-20-3"></span>**17.14 Power Good (PG)**

The PG pin is an open-drain output. An external pull-up resistor to VCC or another external rail is required, and the recommended pull-up resistor ranges from 10k $\Omega$  to 100k $\Omega$ . Do not pull the PG voltage higher than 6V. To prevent unwanted PG glitches during load transients or dynamic V<sub>OUT</sub> changes, the RT6301A provides a PG low deglitch time with typical  $20\mu s$ .

The PG pin is pulled low when any of the following specified events are triggered:

![](_page_21_Picture_1.jpeg)

- ⚫ Input undervoltage-lockout (UVLO)
- ⚫ Output undervoltage/overvoltage protection (UVP/OVP)
- ⚫ Over-temperature protection (OTP)
- ⚫ The EN pin is pulled low
- ⚫ Soft-start is not completed
- ⚫ The VOUT pin voltage is lower than the PG falling threshold (PG rising threshold minus PG hysteresis voltage) of the target voltage

#### <span id="page-21-0"></span>**17.15 Soft-Start**

The RT6301A provides an internal soft-start function to prevent large input inrush currents and output voltage overshoot. If the EN and EN\_VDDQ voltages, as well as the input voltage of each power rail, exceed their respective rising thresholds, the soft-start function will be activated. The VOUT starts to track the internal reference voltage ranging from zero to the target.

#### <span id="page-22-0"></span>**17.16 Power-On and Power- Off Sequences**

The power sequence of the RT6301A can always meet the JEDEC power-on and power-off standard requirements by controlling the EN and EN\_VDDQ pins. The detailed power-on and power-off sequences diagrams are shown in [Figure 3](#page-22-1) and [Figure 4.](#page-23-0)

![](_page_22_Figure_4.jpeg)

![](_page_22_Figure_5.jpeg)

<span id="page-22-1"></span>Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. RT6301A\_DS-00 August 2024 www.richtek.com

![](_page_23_Picture_1.jpeg)

 $V_{CC}$  &  $V_{IN\_VDD1}$  &  $V_{IN\_VDD2}$  &  $V_{IN\_VDD2L}$  &  $V_{IN\_VDDQ}$  are valid.

![](_page_23_Figure_3.jpeg)

<span id="page-23-0"></span>Figure 4. Power-Off Sequence of the RT6301A

### <span id="page-24-0"></span>**18 Application Information**

#### [\(Note 7\)](#page-28-0)

A general application circuit for the RT6301A is shown in the [Typical Application Circuit](#page-11-0) section. The external component selection is primarily determined by the load requirements. In this section, key external components such as the inductor L, the input capacitor CIN, the output capacitor COUT, the external Vcc capacitor Cvcc, and the bootstrap capacitor CBOOT are introduced.

#### <span id="page-24-1"></span>**18.1 Inductor Selection**

Inductor selection makes trade-offs among size, cost, efficiency, and transient response requirements. Generally, three key inductor parameters are specified for operation with the device: inductance value (L), inductor saturation current (ISAT), and DC resistance (DCR).

A good compromise between size and loss is a 30% peak-to-peak ripple current  $\Delta I$ L relative to the IC rated current. The switching frequency, input voltage, output voltage, and selected inductor ripple current determine the inductor value as follows:

$$
L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times \Delta I_L}
$$

Larger inductance values result in lower output ripple voltage and higher efficiency, but slightly degraded transient response. Lower inductance values allow for a smaller case size, but the larger ripple current increases the AC losses in the inductor. To enhance efficiency, choose a low-loss inductor with the lowest possible DC resistance that fits within the allotted dimensions. The inductor value determines not only the ripple current but also the load current boundary between DEM and CCM.

In applications, the RT6301A may encounter events such as power-on inrush current (due to capacitive load or heavy load) and output overloading. The RT6301A provides valley current-limit protections to prevent the device from damages. Moreover, to make the current-limit protection effective, the saturation current rating of the inductor must be greater than the valley current limit of the RT6301A.

#### <span id="page-24-2"></span>**18.2 Input Capacitor Selection**

Input capacitance (CIN) is needed to filter the pulsating current at the drain of the high-side MOSFET. The large ripple voltage on the VIN pin must be minimized by CIN. The peak-to-peak voltage ripple on the input capacitor is estimated using the following equation:

$$
\Delta V_{\text{CIN}} = D \times I_{\text{OUT}} \times \frac{1 - D}{C_{\text{IN}} \times f_{\text{SW}}} + I_{\text{OUT}} \times R_{\text{ESR}}
$$

Where  $\mathsf{R}_{\mathsf{ESR}}$  is the equivalent series resistance of  $\mathsf{C}_\mathsf{IN}$  and

$$
D = \frac{V_{OUT}}{V_{IN} \times \eta}
$$

For ceramic capacitors, the equivalent series resistance (ESR) is very low, so the ripple caused by ESR can be ignored. The minimum input capacitance is estimated using the following equation:

$$
C_{IN\_MIN} = I_{OUT\_MAX} \times \frac{D \times (1 - D)}{\Delta V_{CIN\_MAX} \times f_{SW}}
$$

where  $\Delta$ VIN\_MAX = 200mV for typical applications (VIN > 7V)

![](_page_25_Figure_2.jpeg)

Figure 5. CIN Ripple Voltage and Ripple Current

In addition, the input capacitor needs to have a very low ESR and must be rated to handle the worst-case RMS input current :

$$
I_{RMS} \cong I_{OUT\_MAX} \times \frac{V_{OUT}}{V_{IN}} \times \sqrt{\frac{V_{IN}}{V_{OUT}}-1}
$$

It is common to use the worst case  $I$ RMS  $\cong$   $I$ OUT/2 at  $V_{IN} = 2V$ OUT for design. Note that ripple current ratings from capacitor manufacturers are often based on only 2000 hours of life. Therefore, the de-rating of capacitors is worse in actual applications. Selecting capacitors with higher temperature rating is required to reduce de-rating.

Several capacitors may also be paralleled to meet size, height and thermal requirements in the design. For low input voltage applications, sufficient bulk input capacitance is needed to minimize transient effects during output load changes.

Ceramic capacitors are ideal for switching regulator applications due to their small size, robustness, and very low ESR. However, care must be taken when these capacitors are used at the input. A ceramic input capacitor combined with trace or cable inductance forms a high-quality factor (under-damped) tank circuit. If the RT6301A circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the device's rating. This situation is easily avoided by placing the low ESR ceramic input capacitor in parallel with a bulk capacitor with higher ESR to damp the voltage ringing.

The input capacitor should be placed as close as possible to the VIN pin, with a low inductance connection to the PGND of the IC. In addition to a larger bulk capacitor, a small ceramic capacitor of  $0.1\mu$ F should be placed close to the VIN pin. The capacitor should be 0402 or 0603 in size.

#### <span id="page-25-0"></span>**18.3 Output Capacitor Selection**

The selection of COUT should satisfy the voltage ripple, transient loads, and ensure that control loop is stable. Loop stability can be checked by observing the load transient response. The peak-to-peak output ripple,  $\Delta$ VOUT, is characterized by two components, ESR ripple  $\Delta VP-P$  ESR and capacitive ripple  $\Delta VP-P$  C, which are expressed as follows:

 $\Delta V_{\text{OUT}} = \Delta V_{\text{P-P\_ESR}} + \Delta V_{\text{P-P\_C}}$ 

 $\Delta V_{\text{P-P ESR}} = \Delta I_L \times R_{\text{ESR}}$ 

$$
\Delta V_{P-P\_C} = \frac{\Delta I_L}{8 \times C_{OUT} \times f_{SW}}
$$

where  $\Delta$ IL is the peak-to-peak inductor ripple current and RESR is the equivalent series resistance of COUT.

The output ripple is highest at the maximum input voltage since  $\Delta I_L$  increases with the input voltage. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements.

Regarding transient loads, the VSAG and VSOAR requirements should be taken into consideration for choosing the output capacitance value. The amount of output sag is a function of the maximum duty factor, which is calculated from the on-time and minimum off-time.

$$
t_{ON} = \frac{V_{OUT}}{V_{IN} \times f_{SW}}
$$

$$
D_{MAX} = \frac{t_{ON}}{t_{ON} + t_{OFF\_MIN}}
$$

The worst-case output sag voltage is determined by:

 $(V_{IN} \times D_{MAX} - V_{OUT})$ ,<br>ουτ\_sag = <u>2×C<sub>OUT</sub> ×(V<sub>IN</sub> ×D<sub>MAX</sub> – V<sub>OUT</sub></u>  $V_{\text{OUT\_SAG}} = \frac{L \times I_{\text{L\_PEAK}}}{2 \times C_{\text{OUT}} \times (V_{\text{IM}} \times D_{\text{MAV}} - V_{\text{M}})}$  $\Delta V_{\rm OUT\_SAG} = \frac{L \times \Gamma_{\rm L\_PEAK}}{2 \times C_{\rm OUT} \times (V_{\rm IN} \times D_{\rm MAX} - 1)}$ 

When the load is removed, the amount of overshoot due to stored inductor energy is calculated as:

$$
\Delta V_{\text{OUT\_SOAR}} = \frac{L \times I_{L\_PEAK}^2}{2 \times C_{\text{OUT}} \times V_{\text{OUT}}}
$$

Ceramic capacitors have very low equivalent series resistance (ESR) and provide the best ripple performance. Be careful to consider the voltage coefficient of ceramic capacitors when choosing the value and case size. Most ceramic capacitors lose 50% or more of their rated value when used near their rated voltage.

#### <span id="page-26-0"></span>**18.4 External VCC Capacitor**

Good bypassing at the VCC pin is necessary to supply the high transient currents required by the MOSFET gate drivers. Place a low ESR MLCC capacitor  $(C = 4.7\mu F/0603)$  as close as possible to the VCC pin and the AGND pin. Do not connect the VCC pin to provide power to other devices or loads.

#### <span id="page-26-1"></span>**18.5 External Bootstrap Capacitor and Resistor (CBOOT and RBOOT)**

Connect a 0.1 $\mu$ F/0603 low E04SR ceramic capacitor and a  $\leq$  10 $\Omega$  resistor between BOOT pin and the LX pin. This bootstrap capacitor provides the gate driver supply voltage for the high-side MOSFET. The internal gate driver is optimized to turn the high-side MOSFET on quickly enough for low power loss and good efficiency, but also slowly enough to reduce EMI. Most of EMI occurs since VLX rises rapidly when the high-side MOSFET is turned on quickly. In some cases, slightly increasing the RBOOT reduces EMI and the LX pin spike directly, but the switching loss of the high-side MOSFET and die/case temperature are also increased.

#### <span id="page-26-2"></span>**18.6 Thermal Considerations**

The junction temperature should never exceed the absolute maximum junction temperature TJ(MAX), listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

#### $PD(MAX) = (TJ(MAX) - TA) / \theta JA$

where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction-toambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance,  $\theta$ JA(EVB), is highly package dependent. For a WQFN-19L 3x3 package, the thermal resistance,  $\theta$ JA(EVB), is 34.31°C/W on a high effective-thermal-conductivity

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. RT6301A\_DS-00 August 2024 www.richtek.com four- layer test board. The maximum power dissipation at  $TA = 25^{\circ}C$  can be calculated as below:

 $PDMAX = (125^{\circ}C - 25^{\circ}C) / (34.31^{\circ}C/W) = 2.91W$  for a WQFN-19L 3x3 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed TJ(MAX) and the thermal resistance,  $\theta$ JA(EVB). The derating curves in [Figure 6](#page-27-1) allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.

![](_page_27_Figure_5.jpeg)

Figure 6. Derating Curve of Maximum Power Dissipation

#### <span id="page-27-1"></span><span id="page-27-0"></span>**18.7 Layout Considerations**

Printed circuit board (PCB) layout design for switch-mode power supply ICs is critical and important. Improper PCB layout can cause lots of problems in the power supply, such as poor output voltage regulation, switching jitter, bad thermal performance, excessively radiated noise, and reduced component reliability. To avoid these issues, designers have to understand the current trace and signal flow in the switching power supply. The following are design considerations of PCB layout for switching power supplies:

- ⚫ For suppressing phase ringing and extra power losses which affect device reliability, the input capacitors must be placed close to the VIN pin to reduce the influence of parasitic inductance.
- ⚫ For thermal stress and power consumption considerations, the current paths of VIN and VOUT should be as short and wide as possible to decrease the trace impedance.
- Since the LX node voltage swings from V<sub>IN</sub> to 0V with very fast rising and falling times, switching power supplies suffer quite serious EMI issues. To eliminate EMI problems, the inductor must be place as close as possible to the IC to narrow the LX node area. Besides, the LX node should be arranged on the same plate to reduce coupling noise paths caused by parasitic capacitance.
- ⚫ For system stability and coupling noise elimination, sensitive components and signals, such as control signals and feedback loops, should be kept away from the LX node.
- ⚫ For enhancing noise immunity on the VCC pin, the decoupling capacitor must be connected from VCC to AGND, and the capacitor should be placed close to the IC.
- The feedback signal path from VOUT to the IC should be wide and kept away from high switching paths.
- ⚫ The trace width and numbers of vias should be designed based on application current. Ensure the switching power supply has great thermal performance and good efficiency.

- ⚫ To optimize regulation and enhance load transient performance, thereby reducing the number of required output capacitors, it is strongly recommended to place the output capacitors as close as possible to the feedback sensing node that is connected to the IC's feedback pin.
- $\bullet$  The impedance of the VDDQ feedback trace must be less than 150m $\Omega$ .

An example of a PCB layout guide is shown in **Figure 7** for reference.

![](_page_28_Figure_5.jpeg)

Figure 7. PCB Layout Guide

<span id="page-28-1"></span><span id="page-28-0"></span>**Note 7**. The information provided in this section is for reference only. The customer is solely responsible for the designing, validating, and testing your product incorporating Richtek's product and ensure such product meets applicable standards and any safety, security, or other requirements.

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

![](_page_29_Picture_1.jpeg)

### <span id="page-29-0"></span>**19 Outline Dimension**

![](_page_29_Figure_3.jpeg)

![](_page_29_Picture_130.jpeg)

**W-Type 19L QFN 3x3 Package (FC)**

![](_page_30_Picture_0.jpeg)

### <span id="page-30-0"></span>**20 Footprint Information**

![](_page_30_Figure_3.jpeg)

![](_page_30_Picture_94.jpeg)

![](_page_31_Picture_1.jpeg)

### <span id="page-31-0"></span>**21 Packing Information**

#### <span id="page-31-1"></span>**21.1 Tape and Reel Data**

![](_page_31_Figure_4.jpeg)

![](_page_31_Picture_228.jpeg)

![](_page_31_Figure_6.jpeg)

**C, D, and K are determined by component size. The clearance between the components and the cavity is as follows:** 

**- For 12mm carrier tape: 0.5mm max.**

![](_page_31_Picture_229.jpeg)

![](_page_32_Picture_0.jpeg)

#### <span id="page-32-0"></span>**21.2 Tape and Reel Packing**

![](_page_32_Picture_132.jpeg)

![](_page_32_Picture_133.jpeg)

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

![](_page_33_Picture_0.jpeg)

![](_page_33_Picture_1.jpeg)

#### <span id="page-33-0"></span>**21.3 Packing Material Anti-ESD Property**

![](_page_33_Picture_140.jpeg)

#### **Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

**RICHTEK** 

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

![](_page_34_Picture_0.jpeg)

![](_page_34_Picture_1.jpeg)

### <span id="page-34-0"></span>**22 Datasheet Revision History**

![](_page_34_Picture_44.jpeg)