RT6300A

Sample & Buy

Complete LPDDR5/5X Memory Power Solution

Technical Documentation

1 General Description

The RT6300A is an integrated power management IC solution for LPDDR5 and LPDDR5X memory. This device provides two single buck voltage regulators VDD2H (1.065V/8A) and VDDQ (0.52V or 0.32V/3A), one LDO VDD2L (0.92V/1.5A), and one load switch VDD1 (1.8V/1A). The RT6300A supports VDD2L and 1-bit VID to dynamically adjust the VDDQ output voltage, thus satisfying the requirements of LPDDR5/5X DVFSC and DVFSQ applications.

The RT6300A adopts an Advanced Constant On-Time (ACOT[®]) control architecture that provides ultra-fast transient response and further reduces the number of external components. In steady states, the ACOT[®] operates at a nearly constant switching frequency across line, load, and output voltage ranges, and simplifies the EMI filter design.

The RT6300A operates in diode emulation mode (DEM) under the light load condition, offering optimal light load efficiency. It also supports multiple operational modes, S0, S3, and S4/5, controlled by the EN/EN_VDDQ control inputs.

The RT6300A provides full protection functions, including the cycle-by-cycle current limit, OVP, UVP, input UVLO, and OTP.

All functions are integrated in a WQFN-19L 3x3 (FC) package.

2 Ordering Information

RT6300A 🔲-🔲

Package Type⁽¹⁾ N: WQFN-19L 3x3 (FC) (W-Type)

Note 1.

Richtek products are Richtek Green Policy compliant and marked with ⁽¹⁾ indicates compatible with the current requirements of IPC/JEDEC J-STD-020.


3 Features

- Wide Input Supply Range: 4.5V to 23V for HV Buck Converter
- Four High-Efficiency Output Regulators:
 - VDD1 (Load Switch): 1.8V/1A
 - VDD2H (HV Buck Converter): 1.065V/8A
 - VDD2L (LDO): 0.92V/1.5A
 - VDDQ (LV Buck Converter): 0.32V/3A or 0.52V/3A (Selectable by VSEL Pin)
- 12A Peak Output Current for VDD2H
- Support DVFSC and DVFSQ for LPDDR5/5X
- Compliant with LPDDR5/5X Power-On and Power-Off Sequences in JEDEC Standard
- Stable Operation with POSCAP and MLCC Capacitors
- Fast Transient Response with ACOT[®] Control
- Diode Emulation Mode (DEM) for Power Saving
- Low RDS(ON) Internal Power MOSFETs
- Overcurrent Protection (OCP)
- Output Undervoltage or Overvoltage Protection (UVP/OVP)
- Input Undervoltage-Lockout (UVLO)
- Over-Temperature Protection (OTP)
- Power-Good Indicator

4 Applications

- Laptop Computers
- Tablet PCs
- Networking Systems
- Distributed Power Systems

5 Marking Information







6 Simplified Application Circuit







Table of Contents

1		al Description 1
2		ing Information1
3		res1
4	Applic	cations 1
5	Marki	ng Information1
6	Simpl	ified Application Circuit2
7		onfiguration 4
8	Funct	ional Pin Description4
9	Funct	ional Block Diagram 6
10	Absol	ute Maximum Ratings7
11		Ratings 7
12		nmended Operating Conditions7
13		nal Information8
14		ical Characteristics8
15	Туріса	al Application Circuit13
16	Туріса	al Operating Characteristics14
17	Opera	tion19
	17.1	ACOT [®] Control Architecture19
	17.2	Average Output Voltage Control Loop19
	17.3	Diode Emulation Mode (DEM)19
	17.4	EN, EN_VDDQ, and VSEL Pins
		Sink Current20
	17.5	VDD1 and VDD2L Current Limit20
	17.6	VDD2H and VDDQ Valley Current Limit20
	17.7	Output Undervoltage Protection (UVP)21
	17.8	VDD2H, VDD2L, and VDDQ Output
		Overvoltage Protection (OVP)21

	17.9	Over-Temperature Protection (OTP)	-21
	17.10	Input Undervoltage-Lockout (UVLO)	-22
	17.11	VSEL Logic Control	-22
	17.12	EN and EN_VDDQ Logic Control	-22
	17.13	Soft-Shutdown and Internal Output Voltage	Э
		Discharge	-23
	17.14	Power Good (PG)	-23
	17.15	Soft-Start	-23
	17.16	Power-On and Power-Off Sequence	-23
18	Applic	ation Information	-26
	18.1	Inductor Selection	-26
	18.2	Input Capacitor Selection	
	18.3	Output Capacitor Selection	
	18.4	External Vcc Capacitor	-28
	18.5	External Bootstrap Capacitor and Resistor	
		(CBOOT and RBOOT)	
	18.6	Thermal Considerations	
	18.7	Layout Considerations	
19		e Dimension	
20		int Information	
21	Packin	g Information	-33
	21.1	Tape and Reel Data	-33
	21.2	Tape and Reel Packing	-34
	21.3	Packing Material Anti-ESD Property	
22	Datash	neet Revision History	-36



7 Pin Configuration



WQFN-19L 3x3 (FC)

8 Functional Pin Description


Pin No.	Pin Name	Pin Function
1	EN	Enable control input. It is for VDD1 load switch, VDD2H Buck, and VDD2L LDO enable control. For the EN control logic of the RT6300A, refer to <u>Table 2</u> . EN is pulled low internally.
2	VIN_VDD2H	VDD2H input supply voltage pin. This pin supplies the VDD2H internal MOSFET and regulator. Use wide PCB traces and multiple vias to make the connection. Apply at least two layers for the input trace. It is necessary to connect the ceramic capacitor as close as possible from the VIN_VDD2H pin to the PGND_VDD2H pin.
3	PGND_VDD2H	Power ground. Directly soldering to a large PCB PGND plane and connecting thermal vias near the PGND_VDD2H pin are required to minimize the parasitic impedance and thermal resistance.
4	VOUT_VDD1	VDD1 output voltage pin. It is necessary to connect a 22μ F ceramic capacitor as close as possible from the VOUT_VDD1 pin to the PGND plane.
5	VIN_VDD1	VDD1 input supply voltage pin. A 1.8V power supply is recommended for the load switch input. Place a 10μ F ceramic capacitor as close as possible to this pin.
6	VSEL	VSEL control input pin. Drive this pin with an external control circuit. The VDDQ output voltage decreases from 0.52V to 0.32V if the status of this pin changes from logic high to logic low. Conversely, the VDDQ output voltage increases from 0.32V to 0.52V if the status of this pin changes from logic low to logic high. VSEL is pulled low internally.
7	VOUT_VDD2H	VDD2H output voltage sense feedback pin. Connect this pin to the positive terminal of the output capacitor for the VDD2H buck converter.
8	VOUT_VDD2L	VDD2L output voltage pin. It is necessary to connect the ceramic capacitor as close as possible from the VOUT_VDD2L pin to the PGND plane. If VDD2L is not used, leave this pin floating.
9	VIN_VDD2L	VDD2L input supply voltage pin. Connect to the VDD2H output voltage with a wide trace as the supply voltage for the LDO. Ensure that the wiring trace is separated from the VOUT_VDD2H sense feedback trace to avoid additional voltage drop.



Pin No.	Pin Name	Pin Function
10	PG	Power-good indicator is an open-drain output. This pin is pulled low as UVP, OVP, OTP, and EN are low, or the output voltage is not regulated (such as before soft-start). An external pull-up resistor to VCC or another external rail is required, with the recommended pull-up resistor ranging from $10k\Omega$ to $100k\Omega$. Do not pull the PG voltage higher than 6V.
11	LX_VDD2H	The switch node of the VDD2H buck converter is internally connected to the source terminal of the high-side MOSFET and the drain terminal of the low-side MOSFET. This pin is also used for internal ramp generation, on-time generation, and current detection. Connect this pin to the output inductor and keep the sensitive traces and signals away.
12	BST_VDD2H	Bootstrap supply for the VDD2H high-side gate driver. Connect a high-quality and low ESR ceramic capacitor (minimum C = 0.1μ F F/0603) from the BOOT pin to the LX pin through short and low inductance paths. During the period when the low-side MOSFET is turned on, the bootstrap capacitor is charged by the BOOT pin to store the required energy for the high-side gate driver. A bootstrap resistor (0603 size, $\leq 10\Omega$) in series with the bootstrap capacitor is strongly recommended for reducing the voltage spike at the LX node.
13	EN_VDDQ	VDDQ enable control input. For the EN_VDDQ control logic of the RT6300A, refer to <u>Table 2</u> . EN_VDDQ is pulled low internally.
14	AGND	Ground of internal analog circuitry. AGND must be connected to the PGND plane through a single point.
15	VCC	External 5V VCC input supply pin. Used as a supply to internal control circuits. Connect a high-quality capacitor (C = 4.7μ F/0603) from this pin to AGND.
16	VOUT_VDDQ	VDDQ output voltage sense feedback pin. Connect this pin to the output capacitor of the VDDQ buck converter. The impedance of the VDDQ feedback trace must be less than $150m\Omega$.
17	VIN_VDDQ	VDDQ input voltage supply pin. This pin supplies the VDDQ internal MOSFET and regulator. Use wide PCB traces and multiple vias to make the connection. Apply at least two layers for the input trace. It is necessary to connect the ceramic capacitor as close as possible from the VIN_VDDQ pin to the PGND_VDDQ pin.
18	LX_VDDQ	The switch node of the VDDQ buck converter is internally connected to the source terminal of the high-side MOSFET and the drain terminal of the low-side MOSFET. This pin is also used for internal ramp generation, on-time generation, and current detection. Connect this pin to the output inductor and keep the sensitive traces and signals away.
19	PGND_VDDQ	VDDQ power ground. Directly soldering to a large PCB PGND plane and connecting thermal vias near the PGND_VDDQ pin are required to minimize parasitic impedance and thermal resistance.



9 Functional Block Diagram





10 Absolute Maximum Ratings

(<u>Note 2</u>)

Supply Input Voltage, V _{CC}	
Supply Input Voltage, VIN_VDD1	
Supply Input Voltage, VIN_VDD2H	
Supply Input Voltage, VIN_VDD2L	
Supply Input Voltage, VIN_VDDQ	
• Switch Voltage, VLX_VDD2H	
< 10ns	
• Switch Voltage, V _{LX_VDDQ}	
< 10ns	7V to 12V
Boot Voltage, VBST_VDD2H	(VLX_VDD2H-0.3V) to (VLX_VDD2H + 6.5V)
Other I/O Pin Voltages	
Lead Temperature (Soldering, 10 sec.)	260°C
Junction Temperature	150°C
Storage Temperature Range	

Note 2. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

11 ESD Ratings

(<u>Note 3</u>)

•	ESD Susceptibility	
	HBM (Human Body Model)	2kV

Note 3. Devices are ESD sensitive. Handling precautions are recommended.

12 Recommended Operating Conditions

(<u>Note 4</u>)

4.5V to 5.5V
1.7V to 1.9V
4.5V to 23V
1.01V to 1.12V
4.5V to 5.5V
–40°C to 125°C

Note 4. The device is not guaranteed to function outside its operating conditions.

13 Thermal Information

(<u>Note 5</u>)

	Thermal Parameter	WQFN-19L 3x3 (FC)	Unit
θJA	Junction-to-ambient thermal resistance (JEDEC standard)	61.56	°C/W
θJC(Top)	Junction-to-case (top) thermal resistance	1.44	°C/W
θ JC(Bottom)	Junction-to-case (bottom) thermal resistance	2.93	°C/W
θJA(EVB)	Junction-to-ambient thermal resistance (specific EVB)	34.31	°C/W
ΨJC(Top)	Junction-to-top characterization parameter	1.09	°C/W
Ψјв	Junction-to-board characterization parameter	20.37	°C/W

Note 5. For more information about thermal parameter, see the Application and Definition of Thermal Resistances report, <u>AN061</u>.

14 Electrical Characteristics

 $(V_{IN_VDD2H} = 12V, V_{EN} = V_{EN_VDDQ} = 5V, V_{CC} = 5V$. The typical values are referenced to $T_A = T_J = 25^{\circ}C$. Both minimum and maximum values are referenced to $T_A = T_J$ from $-10^{\circ}C$ to $105^{\circ}C$. Unless otherwise specified.)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Supply Current						
VCC Supply Current All Rail On (S0 Mode)	lvcc_so	V _{EN} = V _{EN_VDDQ} = 5V no load, no switching		240		μA
VCC Supply Current VDD1 & VDD2H & VDD2L On (S3 Mode)	Ivcc_s3	VEN = 5V, VEN_VDDQ = 0V no load, no switching		190		μA
VCC Supply Current VDD1 & VDD2H & VDDQ On (S0 Mode, No VDD2L)	IVCC_S0_N2L	VEN = VEN_VDDQ = 5V, VOUT_VDD2L = floating, no load, no switching		200		μΑ
VCC Supply Current VDD1 & VDD2H On (S3 Mode)	Ivcc_s3	V _{EN} = 5V, V _{EN_VDDQ} = 0V, V _{OUT_VDD2L} = floating, no load, no switching		150		μA
Shutdown Supply Current (S4/S5 Mode)	IVCC_SHDN	V_{EN} = 0V, VCC < 2V		1		μA
UVLO						
VCC UVLO Rising Threshold	Vcc_uvlo_r			4		V
VCC UVLO Falling Threshold	Vcc_uvlo_f			3.8		V
VIN_VDD2H UVLO Rising Threshold	VIN_VDD2H_UVLO_R			4		V
VIN_VDD2H UVLO Falling Threshold	VIN_VDD2H_UVLO_F			3.8		V
VIN_VDD2L UVLO Rising Threshold	Vin_vdd2l_uvlo_r			0.9		V
VIN_VDD2L UVLO Falling Threshold	VIN_VDD2L_UVLO_F			0.75		V



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
VIN_VDDQ UVLO Rising Threshold	Vin_vddq_uvlo_r			4		V
VIN_VDDQ UVLO Falling Threshold	VIN_VDDQ_UVLO_F			3.8		V
VIN_VDD1 UVLO Rising Threshold	VIN_VDD1_UVLO_R			1.65		V
VIN_VDD1 UVLO Falling Threshold	VIN_VDD1_UVLO_F			1.55		V
Logic Threshold						
EN Input High Voltage	Ven_h		1.2			V
EN_VDDQ Input High Voltage	Ven_vddq_h		1.2			V
VSEL Input High Voltage	VSEL_H		1.2			V
EN Input Low Voltage	Ven_l				0.4	V
EN_VDDQ Input Low Voltage	 Ven_vddq_l				0.4	V
VSEL Input Low Voltage	Vsel_l				0.4	V
EN Input Leakage Current	Ien_lk	V _{EN} = 2V		0.3		μA
EN_VDDQ Input Leakage Current	IEN_VDDQ_LK	VEN_VDDQ = 2V		0.3		μA
VSEL Input Leakage Current	IVSEL_LK	V _{SEL} = 2V		0.3		μA
PG Pull Low Voltage	Vpg_l	IPG = 10mA			0.4	V
VDD2H On Resistance						
High-Side MOSFET On- Resistance	RDSON_H_VDD2H	T _A = T _J = 25°C		28		mΩ
Low-Side MOSFET On- Resistance	RDSON_L_VDD2H	T _A = T _J = 25°C		14		mΩ
VDD2H Reference						
Output Voltage	Vout_vdd2h	TA = TJ = 25°C, CCM	1.054	1.065	1.076	V
VDD2H Switching Freque	ency		·			
Switching Frequency	fsw_vdd2h		400	500	600	kHz
VDD2H On-Time Timer Co	ontrol	-				
Minimum On-Time	ton_min_vdd2h			55		ns
Minimum Off-Time	toff_min_vdd2h			260		ns
VDD2H Current Limit	•	•				
L/S Valley Current Limit	ILIM_L_VDD2H	TA = TJ = 25°C	12	15	18	А
VDD2H Protection			I			
OVP Threshold	VDD2H_OVP_R			125		%
OVP Hysteresis	VDD2H_OVP_HYS			10		%
		•				

Copyright © 2025 Richtek Technology Corporation. All rights reserved.



Parameter	Symbol	Test Conditions	Min	Тур	Мах	Unit
OVP Timer Latch (Deglitch)	tdly_ovp_vdd2h			20		μs
UVP Threshold	VDD2H_UVP_F			60		%
UVP Hysteresis	VDD2H_UVP_HYS			10		%
UVP Timer Latch (Deglitch)	tdly_uvp_vdd2h			20		μs
VDD2H Discharge Resis	tor			1	I	
Discharge Resistor	RDISCHG_VDD2H	V _{EN} = 0V, V _{OUT} = 0.1V		10		Ω
VDDQ On-Resistance						
High-Side MOSFET On- Resistance	RDSON_H_VDDQ	TA = TJ = 25°C		100		mΩ
Low-Side MOSFET On- Resistance	RDSON_L_VDDQ	TA = TJ = 25°C		50		mΩ
VDDQ Reference	•		- I	•		
Output) (alta sa		VSEL = 5V, TA = TJ = 25°C, CCM and for general purpose	0.51	0.52	0.53	v
Output Voltage	Vout_vddq	VSEL = 0V, TA = TJ = 25°C, CCM and for general purpose	0.31	0.32	0.33	
VDDQ Switching Freque	ncy					
Switching Frequency	fsw_vddq		1.6	2	2.4	MHz
VDDQ Current Limit						
L/S Valley Current Limit	ILIM_L_VDDQ	TA = TJ = 25°C	2.9	3.5	4.1	А
VDDQ On-Time Timer Co	ontrol					
Minimum Off-Time	toff_min_vddq			170		ns
VDDQ Protection						
OVP Threshold	VDDQ_OVP_R			125		%
OVP Hysteresis	VDDQ_OVP_HYS			10		%
OVP Timer Latch (Deglitch)	tdly_ovp_vddq			20		μs
UVP Threshold	VDDQ_UVP_F			60		%
UVP Hysteresis	VDDQ_UVP_HYS			10		%
UVP Timer Latch (Deglitch)	tdly_uvp_vddq			20		μs
VDDQ Discharge Resiste	or					
Discharge Resistor	RDISCHG_VDDQ	V _{EN} = 0V, V _{OUT} = 0.1V		10		Ω
VDD1 On-Resistance						
VDD1 On-Resistance Load Switch MOSFET On-Resistance	RDSON_VDD1	TA = TJ = 25°C		60		mΩ


RT6300A

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Output Voltage	Vout_vdd1	$V_{IN_VDD1} = 1.8V$, TA = TJ = 25°C, depend on VIN_VDD1		1.8		V
VDD1 Current Limit and F	Protection					
Current Limit	ILIM_VDD1	T _A = T _J = 25°C	1.05	1.35	1.65	Α
Current Limit Delay	tDLY_OCP_VDD1			2	10	μs
UVP Threshold	VDD1_UVP_F			60		%
UVP Hysteresis	VDD1_UVP_HYS			10		%
UVP Timer Latch (Deglitch)	tdly_uvp_vdd1			20		μs
VDD1 Discharge Resistor						
Discharge Resistor	RDISCHG_VDD1	VEN = 0V, VOUT = 0.1V		10	30	Ω
VDD2L Dropout Voltage						
Dropout Voltage	Vdrop_vdd2l	IOUT = 1.5A		60	110	mV
VDD2L Reference						
Output Voltage	Vout_vdd2l	TA = TJ = 25°C	0.911	0.92	0.929	V
VDD2L Current Limit and	Protection					
Current Limit	ILIM_VDD2L	TA = TJ = 25°C		1.8		Α
OVP Threshold	VDD2L_OVP_R			125		%
OVP Hysteresis	VDD2L_OVP_HYS			10		%
OVP Timer Latch (Deglitch)	tdly_ovp_vdd2l			20		μS
UVP Threshold	VDD2L_UVP_F			60		%
UVP Hysteresis	VDD2L_UVP_HYS			10		%
UVP Timer Latch (Deglitch)	tdly_uvp_vdd2l			20		μs
VDD2L Discharge Resiste	or					
Discharge Resistor	RDISCHG_VDD2L	VEN = 0V, VOUT = 0.1V		10		Ω
VDD1/VDD2H/VDD2L/VDD	DQ Soft-Start					
VDD1 Soft-Start Slew Rate	SRss_VDD1	T _A = T _J = 25°C, from 10% to 90% V _{OUT}		5		mV/μ s
VDD2H Soft-Start Slew Rate	SRss_vdd2h	TA = TJ = 25°C, from 10% to 90% VOUT		5		mV/μ s
VDD2L Soft-Start Slew Rate	SRss_vdd2L	T _A = T _J = 25°C, from 10% to 90% V _{OUT}		5		mV/μ s
VDDQ Soft-Start Slew Rate	SRss_vddq	T _A = T _J = 25°C, from 10% to 90% V _{OUT}		5		mV/μ s
VSEL Timing Control	1		1	L	1	
Dynamic Voltage Up Slew Rate	SRDVS_UP	TA = TJ = 25°C, from 10% to 90% VOUT		5		mV/μ s
Dynamic Voltage Down Slew Rate	SRdvs_dn	TA = TJ = 25°C, from 90% to 10% VOUT		5		mV/μ s

RICHTEK

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Power Good		1				I
VDD2H PG Rising Threshold	Vdd2h_pg_r			90		%
VDD2H PG Falling Threshold	VDD2H_PG_F			80		%
VDD2L PG Rising Threshold	VDD2L_PG_R			90		%
VDD2L PG Falling Threshold	VDD2L_PG_F			80		%
VDD1 PG Rising Threshold	VDD1_PG_R			90		%
VDD1 PG Falling Threshold	VDD1_PG_F			80		%
VDDQ PG Rising Threshold	VDDQ_PG_R			85		%
VDDQ PG Falling Threshold	VDDQ_PG_F			75		%
Power Good Low to High Deglitch Time	tDLY_PGH			20		μs
Power Good High to Low Deglitch Time	tDLY_PGL			20		μs
Over-Temperature Protect	tion	·	·	·		-
Over-Temperature Protection Threshold	Тотр			150		°C
Over-Temperature Protection Hysteresis	Totp_hys			25		°C


15 Typical Application Circuit








16 Typical Operating Characteristics


RT6300A













Copyright © 2025 Richtek Technology Corporation. All rights reserved.	RICHTEK	is a registered trademark of Richtek	Fechnology (Corporation	
www.richtek.com			S_01 I	lanuary	2025




Time (500µs/Div)

























IOUT_VDDQ (1A/Div) VIN_VDDQ = 5V, VSEL = 0V Time (100µs/Div)



Time (100µs/Div)



17 Operation

The RT6300A is an integrated power solution comprising two high-efficiency synchronous step-down converters for VDD2H and VDDQ, a 0.92V/1.5A LDO for VDD2L, and a 1.8V/1A load switch for VDD1. The high-efficiency synchronous step-down converters, VDD2H and VDDQ, utilize the proprietary Advanced Constant On-Time (ACOT[®]) control architecture, providing a very fast transient response. The ultra-fast ACOT[®] control enables the use of small output capacitance and optimizes the component size without an additional compensation network.

During normal operation, the high-side MOSFET turns on with a fixed one-shot on-time timer after the beginning of each clock cycle. The inductor current linearly increases when the high-side MOSFET turns on and the low-side MOSFET turns off. Similarly, the inductor current linearly decreases when the high-side MOSFET turns off and the low-side MOSFET turns on. The voltage ripple on the output has a similar shape to the inductor current due to the output capacitor ESR.

The feedback voltage ripple, compared with an internal reference, is captured by the output feedback pin. When a fixed minimum off-time timer times out and the inductor valley current is below the valley current-limit threshold, the fixed one-shot one-time timer is triggered if the feedback voltage falls below the feedback reference voltage. Therefore, the output voltage is regulated through the previously mentioned principle.

17.1 ACOT[®] Control Architecture

To achieve good stability with low-ESR ceramic capacitors, ACOT[®] uses a virtual inductor current ramp generated within the IC. The internal ramp signal replaces the ESR ramp normally provided by the output capacitor's ESR. The ramp signal and other internal compensations are optimized for low-ESR ceramic output capacitors.

Conventional COT control implements the on-time timer proportional to V_{OUT} and inversely proportional to V_{IN} to achieve a pseudo-fixed frequency with a wide VIN range. A fixed on-time timer in conventional COT control has no compensation for the voltage drop of the MOSFETs and the inductor during higher load conditions.

To address the voltage drop of MOSFETs and the inductor without influencing the fast transient behavior of the COT topology, a frequency-locked loop system with a slowly adjusting on-time timer is further added to the ACOT[®] control.

17.2 Average Output Voltage Control Loop

In continuous conduction mode, conventional COT control has a DC offset between VFB(average) and VREF, as shown in <u>Figure 1</u>. In order to cancel the DC offset, the RT6300A provides an average output voltage control loop to adjust the comparator input VREF. Hence, the VFB(average) always follows the designed value. The control loop efficiently improves the load and line regulation without affecting the transient performance.




Figure 1. Conventional COT Control Loop Operation

17.3 Diode Emulation Mode (DEM)

In diode emulation mode, the RT6300A automatically and smoothly reduces the switching frequency at light-load conditions. As the output current decreases from heavy load to light load, the inductor current is naturally reduced. Once the valley point of the inductor current reaches zero during the decreasing output current, the behavior is the boundary mode between continuous conduction mode and discontinuous conduction mode. To emulate the behavior of a free-wheeling diode, the device only allows partial negative current flow from the drain to the source of the low-side MOSFET when the inductor free-wheeling current becomes negative.

RICHTEK

During decreasing the output current, the discharge time of the output capacitor is gradually longer. When the voltage on the output capacitor is lower than the reference regulating voltage, the next one-shot on-time timer is activated. On the contrary, when the output current increases from light load to heavy load and the inductor current finally reaches the continuous conduction, the switching frequency smoothly increases to the preset value. The boundary load condition between continuous conduction mode and discontinuous conduction mode is shown in Figure 2 and is calculated as follows:

$$I_{LOAD} = \frac{V_{IN} - V_{OUT}}{2 \times L} \times t_{ON}$$

where ILOAD is the output loading current and tON is the on-time.




Figure 2. Boundary Condition of CCM/DEM

As mentioned above, the diode emulation mode naturally features high efficiency under light-load conditions. In DEM operation (assuming the coil resistance remains fixed), a low inductor value has high efficiency and high output voltage ripple. However, a high inductor value features low efficiency and reduces output voltage ripple. The drawback of using a high inductor value includes a larger physical size and a slower load transient response (especially at low input voltage levels).

17.4 EN, EN_VDDQ, and VSEL Pins Sink Current

The RT6300A does not permit uncertain voltages on the EN, EN_VDDQ, or VSEL pins, as these may lead to logic or behavioral errors in the device. To prevent these pins from floating, the RT6300A incorporates an internal 0.3μ A pull-down current to eliminate any floating voltages.

17.5 VDD1 and VDD2L Current Limit

The current limit circuitry prevents damage to the power switch MOSFET and the backend device. The current limit circuit monitors the current of the path from input to output using a current sensing circuit and controls the pass transistor's gate voltage. When the path current exceeds the current limit, the current limit circuit adjusts the gate voltage to limit the output current.

17.6 VDD2H and VDDQ Valley Current Limit

The RT6300A features a cycle-by-cycle valley current limit for avoiding large output currents and overheating. The device cycle-by-cycle compares the valley current of the inductor with the valley current-limit threshold. The output current is limited to the sum of the valley current and half of the ripple current when the inductor valley current reaches the valley current-limit threshold.

After the device completes the minimum off-time and keeps the low-side MOSFET in the ON state, the inductor valley current level is monitored by measuring the low-side MOSFET voltage between the LX pin and PGND pin during the ON state of the low-side MOSFET. During the ON state of the low-side MOSFET, the measured low-side MOSFET voltage is proportional to the low-side MOSFET current. To improve the accuracy of the measured current, the temperature compensation circuit is built internally.

To prevent the device from overcurrent, if the measured low-side MOSFET current is higher than the valley currentlimit threshold, the device remains the low-side MOSFET in the ON state and the one-shot on-time timer is inhibited until its current linearly decreases lower than the valley current-limit threshold. Once the low-side MOSFET current is below the valley current-limit threshold, the next one-shot on-time timer is permitted to generate. The circuit of the cycle-by-cycle valley current limit works in every switching cycle.

17.7 Output Undervoltage Protection (UVP)

The RT6300A implements output UVP to prevent the end device from low voltage operation. If the valley current of the inductor (VDD2H/VDDQ) or the output current (VDD1/VDD2L) is higher than the current-limit threshold during heavy-load conditions, the output voltage tends to drop because the load demand exceeds that the converters (VDD2H/VDDQ), LDO (VDD2L), or load switch (VDD1) can support.

When the load demand exceeds the current capability, the VOUT_VDD2H, VOUT_VDDQ, VOUT_VDD1, and VOUT_VDD2L begin to decrease. If one of the voltages VOUT_VDD2H, VOUT_VDDQ, VOUT_VDD1, and VOUT_VDD2L drops below 60% of the target voltage and the time length of this state is larger than the time width 20µs (typical), the UVP is triggered. Once UVP is triggered, the IC stops switching and shuts down all rails using the discharge function. For the RT6300A, the UVP feature operates in latched mode. If the UVP condition is cleared, users must toggle the EN pin again to power on the device.

17.8 VDD2H, VDD2L, and VDDQ Output Overvoltage Protection (OVP)

The RT6300A implements output OVP to prevent the end device from overvoltage operation. If one of the voltages Vout_vdd2H (VDD2H), Vout_vdd2 (VDDQ), and Vout_vdd2L (VDD2L) rises above 125% of the target voltage and the time length of this state is larger than the time width 20µs (typical), the OVP is triggered.

Once OVP is triggered, the IC stops switching and shuts down all rails using the discharge function.

For the RT6300A, if the OVP event is cleared, users should re-toggle the EN pin to re-power the device.

17.9 Over-Temperature Protection (OTP)

The RT6300A implements OTP circuitry to prevent the device from overheating due to excessive power dissipation. If the junction temperature of the device exceeds a typical 150°C, the OTP is triggered to stop the temperature rising. Once the OTP is triggered, the IC shuts down all rails using the discharge function.

For the RT6300A, the OTP is in latched mode. If the junction temperature of the device drops below a typical 125°C, the IC can be re-powered by re-toggling the EN signal.

17.10 Input Undervoltage-Lockout (UVLO)

The RT6300A provides an Undervoltage-Lockout (UVLO) function that monitors the input voltage. To protect the device from operating at insufficient input voltage, the UVLO function inhibits switching when the input voltage drops below the UVLO falling threshold.

For the RT6300A, the IC resumes switching when the input voltage exceeds the UVLO rising threshold and the EN signal is re-toggled.

17.11 VSEL Logic Control

The VSEL pin of the RT6300A provides a 1-bit VID function to dynamically adjust the target voltage of VDDQ. If the voltage of VSEL is greater than 1.2V, the VDDQ output voltage is 0.52V. If the voltage of VSEL is less than 0.4V, the VDDQ output voltage is 0.32V. For the VSEL control logic, refer to <u>Table 1</u>.

17.12 EN and EN_VDDQ Logic Control

The EN and EN_VDDQ pins integrate enable control and mode selection (S0, S3, and S4/S5) for the RT6300A. If the voltage of EN and EN_VDDQ is greater than 1.2V, all the rails are turned on (S0). If the voltage of EN is greater than 1.2V and the voltage of EN_VDDQ is less than 0.4V, VDD1, VDD2H, and VDD2L are turned on, while VDDQ is turned off (S3). Moreover, regardless of the logic state of EN_VDDQ, if the EN voltage is less than 0.4V, all the rails are turned off (S4/S5 or other). For the EN and EN_VDDQ control logic, refer to Table 2.

Table 1.	VSEL	Contro	l Logic	

VSEL Logic Status	VDDQ Output Voltage
1	0.52V
0	0.32V

Note 6. VSEL: Logic = 1 means $V_{SEL} > 1.2V$ and Logic = 0 means $V_{SEL} < 0.4V$.

	Table 2. EN and EN_VDDQ Control Logic										
	0 = Logic low, 1 = Logic high, ON = Active, OFF = Inactive										
State	State EN_VDDQ VDD1 VDD2H VDD2L VDDQ										
S0	1	1	ON	ON	ON	ON					
S3	1	0	ON	ON	ON	OFF					
S4/S5	0	0	OFF	OFF	OFF	OFF					
Other	0	1	OFF	OFF	OFF	OFF					

Table 2. EN and EN_VDDQ Control Logic

Note 7. EN: Logic = 1 means $V_{EN} > 1.2V$ and Logic = 0 means $V_{EN} < 0.4V$.

EN_VDDQ: Logic = 1 means $V_{EN_VDDQ} > 1.2V$ and Logic = 0 means $V_{EN_VDDQ} < 0.4V$

17.13 Soft-Shutdown and Internal Output Voltage Discharge

When EN or EN_VDDQ is pulled low, the VDDQ ramps down using a soft shutdown function, while the other rails use an output voltage discharge function to discharge their output to GND. Moreover, the output voltage discharge function, which includes VDD1, VDD2H, VDD2L, and VDDQ, utilizes an internal MOSFET with a resistance of 10Ω (typical). The internal MOSFET is enabled when any of the following events are triggered:

- Input undervoltage-lockout (UVLO)
- Output under/overvoltage protection (UVP/OVP)
- Over-temperature protection (OTP)

17.14 Power-Good (PG) Indicator

The PG pin is an open-drain output. An external pull-up resistor to VCC or another external rail is required, and the recommended pull-up resistor ranges from $10k\Omega$ to $100k\Omega$. Do not pull the PG voltage higher than 6V. To prevent unwanted PG glitches during load transients or dynamic VouT changes, the RT6300A provides a PG low deglitch time with typical 20μ s.

The PG pin is pulled low when any of the following specified events are triggered:

- Input undervoltage-lockout (UVLO)
- Output undervoltage/overvoltage protection (UVP/OVP)
- Over-temperature protection (OTP)
- The EN pin is pulled low
- Soft-start is not completed
- The VOUT pin voltage is lower than the PG falling threshold (PG rising threshold minus PG hysteresis voltage) of the target voltage

17.15 Soft-Start Function


The RT6300A provides an internal soft-start function to prevent large input inrush currents and output voltage overshoot. If the EN and EN_VDDQ voltages and input voltages of each power rail exceed their respective rising thresholds, the soft-start function is activated. The Vout starts to track the internal reference voltage, ranging from zero to the target.


17.16 Power-On and Power-Off Sequence

The power sequence of the RT6300A can always meet the JEDEC power-on and power-off standard requirements by controlling the EN and EN_VDDQ pins. The detailed power-on and power-off sequences diagrams are shown in <u>Figure 3</u> and <u>Figure 4</u>.

It is important to note that the output voltage of VDD2L should be discharged to below 0.1V before transitioning the EN signal from a low state to a high state. A higher residual voltage in VDD2L may result in a failure of the power-on sequence for the VDD2L rail.







Copyright © 2025 Richtek Technology Corporation. All rights reserved.	RICHTEK	is a registered trademark of Richtek Technolo	gy Corporatio	n
www.richtek.com		RT6300A_DS-01	January	2025

RT6300A

 V_{CC} & V_{IN_VDD1} & V_{IN_VDD2H} & V_{IN_VDD2L} & V_{IN_VDDQ} are valid.




Figure 4. Power-Off Sequence



18 Application Information

(<u>Note 8</u>)

A general application circuit for the RT6300A is shown in the <u>Typical Application Circuit</u> section. The external component selection is primarily determined by the load requirements. In this section, key external components such as the inductor L, the input capacitor CIN, the output capacitor COUT, the external VCC capacitor CVCC, and the bootstrap capacitor CBOOT are introduced.

18.1 Inductor Selection

Inductor selection makes trade-offs among size, cost, efficiency, and transient response requirements. Generally, three key inductor parameters are specified for operation with the device: inductance value (L), inductor saturation current (ISAT), and DC resistance (DCR).

A good compromise between size and loss is a 30% peak-to-peak ripple current ΔIL relative to the IC rated current. The switching frequency, input voltage, output voltage, and selected inductor ripple current determine the inductor value as follows:

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times \Delta I_{L}}$$

Larger inductance values result in lower output ripple voltage and higher efficiency, but slightly degraded transient response. Lower inductance values allow for a smaller case size, but the larger ripple current increases the AC losses in the inductor. To enhance efficiency, choose a low-loss inductor with the lowest possible DC resistance that fits within the allotted dimensions. The inductor value determines not only the ripple current but also the load current boundary between DEM and CCM.

In applications, the RT6300A may encounter events such as power-on inrush current (due to capacitive load or heavy load) and output overloading. The RT6300A provides valley current-limit protections to prevent the device from damages. Moreover, to make the current-limit protection effective, the saturation current rating of the inductor must be greater than the valley current limit of the RT6300A.

18.2 Input Capacitor Selection

Input capacitance (CIN) is needed to filter the pulsating current at the drain of the high-side MOSFET. The large ripple voltage on the VIN pin must be minimized by CIN. The peak-to-peak voltage ripple on the input capacitor is estimated using the following equation:

$$\Delta V_{CIN} = D \times I_{OUT} \times \frac{1 - D}{C_{IN} \times f_{SW}} + I_{OUT} \times R_{ESR}$$

where $\mathsf{R}_{\mathsf{ESR}}$ is the equivalent series resistance of C_{IN} and

$$\mathsf{D} = \frac{\mathsf{V}_{\mathsf{OUT}}}{\mathsf{V}_{\mathsf{IN}} \times \eta}$$

For ceramic capacitors, the equivalent series resistance (ESR) is very low, so the ripple caused by ESR can be ignored. The minimum input capacitance is estimated using the following equation:

$$C_{IN_MIN} = I_{OUT_MAX} \times \frac{D \times (1-D)}{\Delta V_{CIN_MAX} \times f_{SW}}$$

where $\Delta V_{IN}MAX = 200 \text{mV}$ for typical applications (VIN > 7V).






Figure 5. CIN Ripple Voltage and Ripple Current

In addition, the input capacitor needs to have a very low ESR and must be rated to handle the worst-case RMS input current:

$$I_{RMS} \cong I_{OUT_MAX} \times \frac{V_{OUT}}{V_{IN}} \times \sqrt{\frac{V_{IN}}{V_{OUT}} - 1}$$

It is common to use the worst-case IRMS \cong IOUT/2 at VIN = 2VOUT for design. Note that ripple current ratings from capacitor manufacturers are often based on only 2000 hours of life. Therefore, the de-rating of capacitors is worse in actual applications. Selecting capacitors with higher temperature rating is required to reduce de-rating.

Several capacitors may also be paralleled to meet size, height, and thermal requirements in the design. For low input voltage applications, sufficient bulk input capacitance is needed to minimize transient effects during output load changes.

Ceramic capacitors are ideal for switching regulator applications due to their small size, robustness, and very low ESR. However, care must be taken when these capacitors are used at the input. A ceramic input capacitor combined with trace or cable inductance forms a high-quality factor (under-damped) tank circuit. If the RT6300A circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the device's rating. This situation is easily avoided by placing the low ESR ceramic input capacitor in parallel with a bulk capacitor with higher ESR to damp the voltage ringing.

The input capacitor should be placed as close as possible to the VIN pin, with a low inductance connection to the PGND of the IC. In addition to a larger bulk capacitor, a small ceramic capacitor of 0.1μ F should be placed close to the VIN pin. The capacitor should be 0402 or 0603 in size.

18.3 Output Capacitor Selection

The selection of COUT should satisfy the voltage ripple, transient loads, and ensure that control loop is stable. Loop stability can be checked by observing the load transient response. The peak-to-peak output ripple, $\Delta VOUT$, is characterized by two components, ESR ripple $\Delta VP-P_ESR$ and capacitive ripple $\Delta VP-P_C$, which are expressed as follows:

 $\Delta V_{\text{OUT}} = \Delta V_{\text{P-P}_{\text{ESR}}} + \Delta V_{\text{P}_{\text{P}_{\text{C}}}}$ $\Delta V_{\text{P}_{\text{P}_{\text{ESR}}}} = \Delta I_{\text{L}} \times R_{\text{ESR}}$ $\Delta V_{\text{P}_{\text{P}_{\text{C}}}} = \frac{\Delta I_{\text{L}}}{8 \times C_{\text{OUT}} \times f_{\text{SW}}}$

where ΔIL is the peak-to-peak inductor ripple current, and RESR is the equivalent series resistance of COUT.

The output ripple is highest at the maximum input voltage since ΔI_{L} increases with the input voltage. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements.

Regarding transient loads, the VSAG and VSOAR requirements should be taken into consideration for choosing the

output capacitance value. The amount of output sag is a function of the maximum duty factor, which is calculated from the on-time and minimum off-time.

$$t_{ON} = \frac{V_{OUT}}{V_{IN} \times f_{SW}}$$

 $D_{MAX} = \frac{t_{ON}}{t_{ON} + t_{OFF_MIN}}$

The worst-case output sag voltage is determined by:

$$\Delta V_{OUT_SAG} = \frac{L \times I^2_{L_PEAK}}{2 \times C_{OUT} \times (V_{IN} \times D_{MAX} - V_{OUT})}$$

When the load is removed, the amount of overshoot due to stored inductor energy is calculated as:

$$\Delta V_{OUT_SOAR} = \frac{L \times I^2_{L_PEAK}}{2 \times C_{OUT} \times V_{OUT}}$$

Ceramic capacitors have very low equivalent series resistance (ESR) and provide the best ripple performance. Be careful to consider the voltage coefficient of ceramic capacitors when choosing the value and case size. Most ceramic capacitors lose 50% or more of their rated value when used near their rated voltage.

18.4 External Vcc Capacitor

Good bypassing at the VCC pin is necessary to supply the high transient currents required by the MOSFET gate drivers. Place a low ESR MLCC capacitor (C = 4.7μ F/0603) as close as possible to the VCC pin and the AGND pin. Do not connect the VCC pin to provide power to other devices or loads.

18.5 External Bootstrap Capacitor and Resistor (CBOOT and RBOOT)

Connect a 0.1μ F/0603 low ESR ceramic capacitor and a $\leq 10\Omega$ resistor between the BOOT pin and the LX pin. This bootstrap capacitor provides the gate driver supply voltage for the high-side MOSFET. The internal gate driver is optimized to turn the high-side MOSFET on quickly enough for low power loss and good efficiency, but also slowly enough to reduce EMI. Most of the EMI occurs since VLX rises rapidly when the high-side MOSFET is turned on quickly. In some cases, slightly increasing the RBOOT reduces EMI and the LX pin spike directly, but the switching loss of the high-side MOSFET and die/case temperature are also increased.

18.6 Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature T_{J(MAX)}, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

$\mathsf{P}\mathsf{D}(\mathsf{M}\mathsf{A}\mathsf{X}) = (\mathsf{T}\mathsf{J}(\mathsf{M}\mathsf{A}\mathsf{X}) - \mathsf{T}\mathsf{A}) \ / \ \theta \mathsf{J}\mathsf{A}$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance, $\theta_{JA(EVB)}$, is highly package dependent. For a WQFN-19L 3x3 package, the thermal resistance, $\theta_{JA(EVB)}$, is 34.31°C/W on a high effective-thermal-conductivity four- layer test board. The maximum power dissipation at $T_A = 25$ °C can be calculated as below:

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (34.31^{\circ}C/W) = 2.91W$ for a WQFN-19L 3x3 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed $T_{J(MAX)}$ and the thermal resistance, $\theta_{JA(EVB)}$. The derating curves in Figure 6 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 6. Derating Curve of Maximum Power Dissipation

18.7 Layout Considerations

Printed circuit board (PCB) layout design for switch-mode power supply ICs is critical and important. Improper PCB layout can cause lots of problems in the power supply, such as poor output voltage regulation, switching jitter, bad thermal performance, excessively radiated noise, and reduced component reliability. To avoid these issues, designers have to understand the current trace and signal flow in the switching power supply. The following are design considerations of PCB layout for switching power supplies:

- For suppressing phase ringing and extra power losses, which affect device reliability, the input capacitors must be placed close to the VIN pin to reduce the influence of parasitic inductance.
- For thermal stress and power consumption considerations, the current paths of VIN and VOUT should be as short and wide as possible to decrease the trace impedance.
- Since the LX node voltage swings from VIN to 0V with very fast rising and falling times, switching power supplies suffer quite serious EMI issues. To eliminate EMI problems, the inductor must be placed as close as possible to the IC to narrow the LX node area. Besides, the LX node should be arranged on the same plate to reduce coupling noise paths caused by parasitic capacitance.
- For system stability and coupling noise elimination, sensitive components and signals, such as control signals and feedback loops, should be kept away from the LX node.
- For enhancing noise immunity on the VCC pin, the decoupling capacitor must be connected from VCC to AGND, and the capacitor should be placed close to the IC.
- The feedback signal path from VOUT to the IC should be wide and kept away from high switching paths.
- The trace width and number of vias should be designed based on application current. Ensure the switching power supply has great thermal performance and good efficiency.
- To optimize regulation and enhance load transient performance, thereby reducing the number of required output capacitors, it is strongly recommended to place the output capacitors as close as possible to the feedback sensing node that is connected to the IC's feedback pin.
- The impedance of the VDDQ feedback trace must be less than $150m\Omega$.

An example of a PCB layout guide is shown in Figure 7 for reference.

RICHTEK





Figure 7. Layout Guide

Note 8. The information provided in this section is for reference only. The customer is solely responsible for the designing, validating, and testing your product incorporating Richtek's product and ensure such product meets applicable standards and any safety, security, or other requirements.

Copyright © 2025 Richtek Technology Corporation. All rights reserved.



19 Outline Dimension




Symbol	Dimensions I	n Millimeters	Dimension		
Symbol	Min Max		Min	Max	
A	0.700	0.800	0.028	0.031	
A1	0.000	0.050	0.000	0.002	Tolerance
A3	0.175	0.250	0.007	0.010	±0.050 mm

W-Type 19L QFN 3x3 Package (FC)



20 Footprint Information




Package	Number of Pins	Tolerance
V/W/U/XQFN3x3-19(FC)	19	±0.05 mm




21 Packing Information

21.1 Tape and Reel Data



Dookogo Typo	Tape Size	Pocket Pitch	Reel Si	ze (A)	Units	Trailer	Leader	Reel Width (W2)	
Package Type	(W1) (mm)	(P) (mm)	(mm)	(in)	per Reel	(mm)	(mm)	Min./Max. (mm)	
(V, W) QFN/DFN 3x3	12	8	180	7	1,500	160	600	12.4/14.4	



C, D, and K are determined by component size. The clearance between the components and the cavity is as follows:

- For 12mm carrier tape: 0.5mm max.

Tape Size	W1	F	C	E	3	F	=	Ø	ij	ł	<	Н
	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Max
12mm	12.3mm	7.9mm	8.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	1.0mm	1.3mm	0.6mm





21.2 Tape and Reel Packing

Step	Photo/Description	Step	Photo/Description
1	Reel 7"	4	3 reels per inner box Box A
2	HIC & Desiccant (1 Unit) inside	5	12 inner boxes per outer box
3	Caution label is on backside of Al bag	6	Outer box Carton A

Container	I	Reel		Box			Carton	
Package Size Units			Item	Reels	Units	Item	Boxes	Unit
(V, W)			Box A	3	4,500	Carton A	12	54,000
QFN & DFN 3x3	7"	1,500	Box E	1	1,500	For Co	mbined or Partial	Reel.



21.3 Packing Material Anti-ESD Property

	Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
ĺ	Ω/cm^2	10 ⁴ to 10 ¹¹					

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2025 Richtek Technology Corporation. All rights reserved.





22 Datasheet Revision History

Version	Date	Description	Item
00	2024/8/1	Final	
01	2025/1/13	Modify	Electrical Characteristics on page 10 Packing Information on page 33 - Added Tape Size "K"

www.richtek.com