#### Technical Documentation

# **RICHTEK**

## **RT6160D**

戸 Buy

Sample &

## **Low Quiescent, High Efficiency 3A Buck-Boost Converter with I2C Interface**

### <span id="page-0-0"></span>**1 General Description**

The RT6160D is a high-efficiency, single inductor and Advanced Constant On-Time (ACOT<sup>®</sup>) monolithic synchronous Buck-Boost converter that can deliver up to 3A of output current from 2.2V to 5.5V. It can well regulate the digitally programmable output voltage from 2.025V to 5.2V, making it suitable for a wide range of input supply applications, regardless of whether the input voltage is lower, higher than, or even equal to the output voltage. The ACOT<sup>®</sup> control architecture features outstanding line/load transient response, seamless transition between buck and boost modes, and provides stable operation with small ceramic output capacitors without the need for complicated external compensation.

The RT6160D features an I<sup>2</sup>C interface, which allows for programmable output voltage, ultra-sonic mode control, soft-start slew-rate adjustment, and device status monitoring. The target output voltage can also be switched through the external VSEL pin to perform dynamic voltage scaling (DVS), and the ramp-up slewrate and ramp mode of DVS can also be set by configuring the related registers.

The RT6160D operates with automatic PFM and has a low quiescent current design of typically  $2\mu A$ , maintaining high efficiency during light load operation.

At higher loads, the device automatically switches to a 2.2MHz fixed frequency control, which easily smooths out the switching ripple voltage with small package filtering elements. And the integrated low RDS(ON) power MOSFETs features excellent efficiency under heavy load conditions. In shutdown mode, the supply current is typically  $0.1\mu A$ , excellent in reducing power consumption. PFM mode can be disabled if fixed frequency is desired. The RT6160D is available in a small WL-CSP-15B 1.4x2.3 (BSC) package.

The recommended junction temperature range is -40°C to 125°C, and the ambient temperature range is -40°C to  $85^{\circ}$ C.

### <span id="page-0-1"></span>**2 Features**

⚫ **Automatic Seamless Mode Transition with Real Buck, Buck-Boost, and Boost Operation**

Design

Tools

⚫ **Input Voltage Range: 2.2V to 5.5V**

Evaluation

- ⚫ **Output Voltage Range: 2.025V to 5.2V with Digitally Programmable (25mV/steps)**
- ⚫ **Default Output Voltage Setting:**
	- ⚫ **VOUT = 3.85V at VSEL = L**
	- ⚫ **VOUT = 3.45V at VSEL = H**
- ⚫ **Maximum Continuous Output Current:**
	- ⚫ **Up to 2.5A for VIN 2.5V, VOUT = 3.3V**
	- ⚫ **Up to 3A for VIN 3V, VOUT = 3.3V**
	- $\bullet$  Up to 2A for  $V_{\text{IN}} \geq 3V$ ,  $V_{\text{OUT}} = 5V$
- ⚫ **Up to 95% Efficiency (VIN = 3.8V, VOUT = 3.3V, ILOAD = 1A)**
- ⚫ **1A Non-Switching Low Quiescent Current**
- ⚫ **I <sup>2</sup>C Interface (Up to 1MHz)**
- ⚫ **Allows Dynamically-Voltage-Scaling Control**
- ⚫ **Automatic PFM Mode and Forced PWM Mode Selection**
- ⚫ **Ultra-Sonic Mode Operation**
- ⚫ **OCP, UVLO, OTP, OVP, UVP Protected Function for Robustness**
- ⚫ **15-Ball WL-CSP Package**

### <span id="page-0-2"></span>**3 Applications**

- ⚫ Smartphones and Tablets
- ⚫ Portable Devices
- ⚫ Wearable Devices
- ⚫ System Pre-Regulators
- ⚫ Point-of-Load Regulators
- ⚫ Wifi Module
- ⚫ USB VCONN Supplies
- ⚫ TWS Earbud Chargers





### <span id="page-1-0"></span>**4 Simplified Application Circuit**



### <span id="page-1-1"></span>**5 Ordering Information**

#### RT6160D

**Package Type**(1) WSC: WL-CSP-15B 1.4x2.3 (BSC)

#### **Note 1**.

Richtek products are Richtek Green Policy compliant and marked with <sup>(1)</sup> indicates compatible with the current requirements of IPC/JEDEC J-STD-020.

### <span id="page-1-2"></span>**6 Marking Information**



BT: Product Code W: Date Code



### **Table of Contents**





### <span id="page-3-0"></span>**7 Pin Configuration**





WL-CSP-15B 1.4x2.3 (BSC)

### <span id="page-3-1"></span>**8 Functional Pin Description**



### <span id="page-4-0"></span>**9 Functional Block Diagram**



### <span id="page-5-0"></span>**10 Absolute Maximum Ratings**

#### [\(Note 2\)](#page-5-2)



- <span id="page-5-2"></span>**Note 2**. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- <span id="page-5-3"></span>**Note 3**.  $\theta_{JA}$  is measured under natural convection (still air) at  $T_A = 25^{\circ}$ C with the component mounted on a high effectivethermal-conductivity four-layer test board on a JEDEC 51-7 thermal measurement standard.
- <span id="page-5-4"></span>**Note 4**. Devices are ESD sensitive. Handling precautions are recommended.

### <span id="page-5-1"></span>**11 Recommended Operating Conditions**

#### [\(Note 5\)](#page-5-5)

• Input Capacitance, CIN	

<span id="page-5-5"></span>**Note 5**. The device is not guaranteed to function outside its operating conditions.

<span id="page-5-6"></span>**Note 6**. Effective capacitance after DC bias effects have been considered.

### <span id="page-6-0"></span>**12 Electrical Characteristics**

( $V_{IN}$  = 3.6V,  $V_{OUT}$  = 3.3V,  $T_A$  =  $T_J$  = 25°C, unless otherwise specified)







## **RT6160D**



<span id="page-8-0"></span>**Note 7**. Guaranteed by design.

<span id="page-8-1"></span>**Note 8**. The device can sustain the maximum recommended output current, Users must verify that the thermal performance of the end application can support the maximum output current.



### <span id="page-9-0"></span>**12.1 I <sup>2</sup>C Characteristics**



### <span id="page-10-0"></span>**13 Typical Application Circuit**



**Table 1. Recommended Components Information (**[Note 9](#page-10-1)**)**



<span id="page-10-1"></span>Note 9. All the input and output capacitors are the suggested values, referring to the effective capacitances, subject to any derating effect, like a DC bias.

- <span id="page-10-2"></span>**Note 10**. The decoupling capacitor C1 is Remote C<sub>OUT</sub> capacitor. C1 is optional. The device is designed to operate with a DC supply voltage in the range 2.2V to 5.5V. If the input supply is more than a few centimeters from the device, we recommend you add some bulk capacitance to the ceramic bypass capacitors. A  $47\mu$ F electrolytic capacitor is a typical selection for the bulk capacitance.
- <span id="page-10-3"></span>**Note 11**. The decoupling capacitor C3 is recommended to reduce any high frequency component on VIN bus. C3 is optional and used to filter any high frequency component on VIN bus.

### <span id="page-11-0"></span>**14 Typical Operating Characteristics**



12







Time  $(2\mu s/Div)$ 



Time  $(2\mu s/Div)$ 

**PWM Switching Waveforms** 











Time  $(2\mu s/Div)$ 



 $V_{\text{IN}}$ (500mV/Div)

 $V_{\text{OUT}}$ (20mV/Div)



**Line Transient Response (SPEC Condition)**

<sup>V</sup>IN = 4.2V, VOUT = 5V, IOUT = 1.5A to 3A



**Load Transient Response (Buck)**









Time  $(200\mu s/Div)$ 

 $V_{IN}$  = 3V to 3.6V to 3V, t<sub>R</sub> = t<sub>F</sub> = 10μs

V<sub>OUT</sub> = 3.3V, I<sub>OUT</sub> = 1A,T<sub>A</sub> = 25°C,

Auto PFM Mode



Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. www.richtek.com **DS6160D-02** August 2024



 $V_{IN}$ 

EN



## **Load Transient Response (SPEC Condition1)** V<sub>IN</sub> = 3.8V, V<sub>OUT</sub> = 3.3V,T<sub>A</sub> = 25°C,.



**Start-Up Waveforms (Heavy Load)**







Time (2ms/Div)

(2V/Div) R<sub>LOAD</sub> = 33Ω,T<sub>A</sub> = 25°C, Auto PFM Mode  $V_{IN} = 3.6V$ ,  $V_{OUT} = 3.3V$  $V_{\text{OUT}}$ (1V/Div)  $(2V/Div)$  EN VIN

**Start-Up Waveforms (Light Load)**



Time (200µs/Div)



Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



<sup>I</sup>SW (1A/Div) VOUT (50mV/Div) **Line Sweep (FPWM Mode)** V<sub>OUT</sub> = 3.3V, R<sub>LOAD</sub> = 10Ω,T<sub>A</sub> = 25°C,  $V_{\text{IN}} = 2.2V$  to 5.5V to 2.2V  $V_{IN}$ (1V/Div)

Time  $(200\mu s/Div)$ 

**RICHTEK** 





**Output Voltage Accuracy**



**Maximum Output Current vs. Input Voltage**



### <span id="page-16-0"></span>**15 Operation**

The RT6160D utilizes a high-efficiency, single-inductor, Advanced Constant On-Time (ACOT<sup>®</sup>) mode control mechanism designed to achieve a fast transient response and good stability with low-ESR ceramic capacitors.

The ACOT $^\circledR$  control scheme uses a virtual inductor current ramp generated inside the IC to replace the ramp normally provided by the output capacitor's ESR. The internal ramp signal and other internal compensations are optimized for low-ESR ceramic output capacitors.

#### <span id="page-16-1"></span>**15.1 Buck Operation**



Figure 1. Buck Operation

When VIN > VOUT, the device operates like a buck converter. In steady-state buck-mode operation, the on-time pulse turns on the high-side switch S1, while S4 remains on, and the inductor current ramps up linearly. After the on-time period, the high-side switch S1 is turned off, and the synchronous rectifier switch S2 is turned on, while S4 remains on, and the inductor current ramps down linearly.

#### <span id="page-16-2"></span>**15.2 Boost Operation**



Figure 2. Boost Operation

When V<sub>IN</sub> < V<sub>OUT</sub>, the device operates like a boost converter. In boost mode at light load condition, the on-time pulse turns on the S3 switch for a constant on-time, while S1 remains on, and the inductor current ramps up linearly. After the on-time period, the S3 switch is turned off, and the synchronous rectifier switch S4 is turned on for a certain time, while S1 remains on, and the inductor current ramps down linearly. The S4 will turn off when inductor current drops to zero. As the loading current increases and the device operates in continuous-conduction mode (CCM), the switches are modulated to maintain the desired output voltage. When the feedback signal is less than the reference, the device turns switch S3 on, while S1 remains on, after the off-time one-shot is cleared and the inductor current ramps up linearly. Then the off-time one-shot turns S4 on, while S1 remains on, and the inductor current ramps down linearly.

#### <span id="page-17-0"></span>**15.3 Buck-Boost Operation**



Figure 3. Buck-Boost Operation

When V<sub>IN</sub> ≈ V<sub>OUT</sub>, all four transistors switch continuously, and the device operates in buck-boost mode. In buckboost mode at light-load condition, the device turns switches S1 and S3 on, allowing the inductor current to increase linearly before reaching target peak-current level. When the inductor current reaches peak-current level, switches S1 and S4 are turned on for a constant time, allowing the inductor current to decrease linearly. Afterward, switches S2 and S4 are turned on to ensure the inductor will decrease to zero level. At light-load condition, the frequency increases as the loading increases. After the loading current is large enough, the converter will escape boundaryconduction mode and enter continuous-conduction mode. Furthermore, when VIN is close to VOUT in CCM, the switching frequency will decrease to half of the nominal switching frequency and the device will keep output voltage well-tracking as the target VOUT.

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. www.richtek.com DS6160D-02 August 2024

### <span id="page-18-0"></span>**16 Application Information**

#### [\(Note 13\)](#page-25-0)

The basic RT6160D application circuit is shown in Typical Application Circuit. External component selection is determined by the maximum load current and begins with the selection of the inductor value and operating frequency followed by CIN and COUT.

#### <span id="page-18-1"></span>**16.1 Soft-Start**

An internal current source charges an internal capacitor to build the soft-start ramp voltage. During the soft-start period, device sets  $\overline{PG}$  to "1" until VOUT reach 99% of its setting voltage.

The rise time of the output voltage changes with the application circuit and the operating conditions. The output voltage rise time increases if

- ⚫ The load current is large
- ⚫ The output capacitance is large



Figure 4. Soft-Start Sequence

#### <span id="page-18-2"></span>**16.2 Enable**

The RT6160D provides an EN pin, as an external chip enable control, to enable or disable the device. If EN voltage is held below the logic-high threshold (VEN\_R), switching is inhibited, even if the VIN voltage is above UVLO rising threshold voltage (VUVLO\_R). If EN voltage is held below 0.4V, the converter will enter shutdown mode; in this state, the converter is disabled and all registers are reset to default value. During shutdown mode, the supply current can be reduced to ISHDN (1µA or below). It's recommended that the VIN voltage should be higher than VIN rising threshold voltage (VUVLO\_R) first. Then, when the EN voltage rises above the logic-high threshold (VEN\_R), the device will turn on, enabling switching and initiating the soft-start sequence.

Note that there is a 100 $\mu$ s delay time to allow I<sup>2</sup>C read/write operations when the EN pin goes above the logic-high threshold.

#### <span id="page-18-3"></span>**16.3 VSEL**

- ⚫ When VSEL = L, the default output voltage is 3.3V, which can be programmed via Address 0x04[6:0] in the VOUT1 register.
- ⚫ When VSEL = H, the default output voltage is 3.45V, which can be programmed via Address 0x05[6:0] in the VOUT2 register.





Figure 5. DVS Control the VSEL Pin

SR is the slew rate set by the (DVS Slew Rate) bits in the CONTROL register.

#### <span id="page-19-0"></span>**16.4 Auto PFM (Pulse Frequency Modulation) Mode**

To save power and improve efficiency at low loads, the Buck/Boost operate in PFM (Pulse Frequency Modulation) mode as the inductor drops into DCM (Discontinuous Current Mode). The switching frequency is proportional to loading to reach output voltage regulation. When load increases and inductor current becomes continuous again, the Buck/Boost automatically goes back to PWM fixed frequency mode. Additionally, the RT6160D will enter DSLP (Deep Sleep) to achieve low input quiescent current at no load. Auto PFM Mode is the default mode.

#### <span id="page-19-1"></span>**16.5 FPWM (Forced Pulse Width Modulation) Mode**

The switching frequency is forced into PWM mode operation. In this mode, the inductor current is in CCM (Continuous Current Mode) and the voltage is regulated by PWM.

To enable Forced-PWM operation, set the FPWM bit in the Control register to 1.

#### <span id="page-19-2"></span>**16.6 Ultra-Sonic Mode**

To avoid acoustic noise problem when operation, the switching frequency is designed to be always higher than 30kHz even there is no load at output.

To enable Ultra-Sonic Mode operation, set the Ultra-Sonic Mode bit in the Control register to 1.

#### <span id="page-19-3"></span>**16.7 Ramp-PWM Function**

VSEL<br>
VSEL<br>
VOUT<br>
VOUT<br>
VOUT<br>
VOUT<br>
CREAT A LAT COPEM (PUISE Frequence)<br>
To save power and improve eff<br>
mode as the inductor drops in<br>
loading to reach output voltage is<br>
Buck/Boost automatically goes b<br>
Sleep) to achieve If Ramp-PWM function is enabled, the device operates in forced-PWM when it ramps from one output voltage to another during dynamic voltage scaling. This function is useful if you want the device to operate in Auto PFM Mode, but you want to make sure that dynamic voltage scaling ramps the output voltage up and down in a controlled way. If the device operates in Auto PFM Mode and Ramp-PWM is disabled, the devices cannot always control the ramp from a higher output voltage to a lower output voltage, because in Automatic PFM/PWM Mode the devices cannot sink current.

To enable Ramp-PWM function, set the RAMP bit in the control register to 1.

To disable Ramp-PWM function, clear the RAMP bit in the control register to 0.

#### <span id="page-19-4"></span>**16.8 Dynamically Voltage Scaling Control**

The RT6160D supports programmable slew-rate control feature for increasing and decreasing the output voltage, also known as Dynamically Voltage Scaling (DVS). The ramp slew-rate can be set to 1V/ms, 2.5V/ms, 5V/ms or 10V/ms through bit1 and bit0 of the control register. Moreover, the operation mode during DVS region can be adjusted

through control register bit2. When the device operates in Auto PFM/PWM mode, if the bit2 is set to 1, the device will change to Forced PWM mode operation during DVS region and back to auto PFM/PWM mode after reaching target output voltage. And the device will keep auto PFM/PWM mode during DVS region if the bit2 of control register is set to 0.

#### <span id="page-20-0"></span>**16.9 Output Discharge**

The device actively discharges the output when the EN pin is low.

#### <span id="page-20-1"></span>**16.10 VOUT Selection**

The RT6160D has programmable VOUT from 2.025V to 5.2V with 25mV resolution.

The output voltage can be set by VOUTX register bit and the output voltage is given by the following equation:

VOUT = 2.025V + VOUTX [6:0] x 25mV

For example:

if VOUTX  $[6:0] = 110011$  (51 decimal), then

 $V$ OUT = 2.025V + 51 x 25mV = 2.025V + 1.275V = 3.3V.

The RT6160D also has external VSEL pin to select VOUT1(0X04) or VOUT2(0X05). Pulling VSEL to high is for VOUT2 and pulling VSEL to low is for VOUT1.

Upon POR, VOUT1, and VOUT2 are reset to their default voltages.

#### <span id="page-20-2"></span>**16.11 Power-Good Comparator**

When a power-not-good condition occurs, the device sets the  $\overline{PG}$  bit in the Status register to 1. The device clears the PG bit to 0 if you read the Status register when a power-good condition exists.

#### <span id="page-20-3"></span>**16.12 Auto-Zero Current Detector**

The auto-zero current detector circuit senses the SW1 and SW2 waveform to adjust the zero current threshold voltage. When the current of low side MOSFET decreases to the zero current threshold, the low-side MOSFET turns off to prevent negative inductor current. In this way, the zero current threshold can be adjusted for different conditions to achieve better efficiency.

#### <span id="page-20-4"></span>**16.13 Load Disconnect**

During device shutdown, the input is disconnected from the output. This prevents any current flow from the output to the input or from the input to the output.

#### <span id="page-20-5"></span>**16.14 PWM Frequency and Adaptive On-Time Control**

The on-time can be roughly estimated by the equation:

$$
t_{ON} = \frac{V_{OUT}}{V_{IN}} \times \frac{1}{f_{SW}}
$$

where fsw is nominal 2.2MHz.

#### <span id="page-20-6"></span>**16.15 Inductor Selection**

Choosing an inductor value will affect transient response, ripple, and other performance aspects. The RT6160D recommends a nominal inductance value of 0.47μH to achieve optimal performance.

The inductor value and operating frequency determine the ripple current according to a specific input and output

voltage. The ripple current  $\Delta I$  increases with higher VIN and decreases with higher inductance.

$$
\Delta I_L = \left(\frac{V_{OUT}}{f_{SW} \times L}\right) \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)
$$

Having a lower ripple current reduces not only the ESR losses in the output capacitors but also the output voltage ripple. High frequency with small ripple current can achieve the highest efficiency operation. However, it requires a large inductor to achieve this goal.

For the ripple current selection, the value of  $\Delta I_L$  which is IMAX multiplied by 0.3 will be a reasonable starting point.

The largest ripple current occurs at the highest VIN. To guarantee that the ripple current stays below the specified maximum, the inductor value should be chosen according to the following equation:

$$
L = \left(\frac{V_{OUT}}{f_{SW} \times \Delta I_{L(MAX)}}\right) \times \left(1 - \frac{V_{OUT}}{V_{IN(MAX)}}\right)
$$

The inductor's current rating (caused a 40 $\degree$ C temperature rising from 25 $\degree$ C ambient) should be greater than the maximum load current and its saturation current should be greater than the short circuit peak current limit.

#### <span id="page-21-0"></span>**16.16 Input Capacitor Selection**

Steady state and transient response operation performance also depend on input voltage stability or not. The RT6160D at least a 10 $\mu$ F input capacitor is recommended to prevent input voltage instability with application operation.

It is recommended that the capacitor be placed as close as possible to the VIN and GND pins of the IC. If the input supply is located more than a few centimeters from the device, adding some bulk capacitance to the ceramic bypass capacitors is recommended.

 $A 47\mu$ F electrolytic capacitor is a typical selection for the bulk capacitance.

#### <span id="page-21-1"></span>**16.17 Output Capacitor Selection**

The ripple voltage is an important index for choosing output capacitor. This portion consists of two parts. One is the product of ripple current with the ESR of the output capacitor, while the other part is formed by the charging and discharging process of the output capacitor.

The output capacitor is selected based on the output ripple, which is calculated using the equation below:

$$
\Delta V_{\text{OUT}} = \Delta V_{\text{ESR}} + \Delta V_{\text{OUT}_{\text{CAP}}}
$$

 $\Delta V_{ESR} = I_{C_{RMS}} \times R_{C_{ESR}}$ 

$$
\Delta V_{\text{OUTCAP}} = \frac{I_{\text{OUT}} \times \text{Duty}}{f_{\text{SW}} \times C_{\text{MIN}}}
$$

22

User can choose a capacitor using the equation to meet the system's ripple specifications. It is recommended to use at least two  $22\mu$ F capacitors to match the application's requirements for VOUT ripple and stability performance.

#### **Table 2. Protection Trigger Condition and Behavior**

The RT6160D features some protections, such as OCP, OVP, UVLO, OTP and UVP. As the table shown, it is described the protection actions.



<span id="page-22-5"></span>**Note 12**. Turn off all switches when OCP event occurs and is continuing for 2ms.

#### <span id="page-22-0"></span>**16.18 Overcurrent Protection**

The OCP function is implemented by UGATE and LGATE. When the inductor current reaches the UGATE current limit threshold, the high-side MOSFET will be turned-off. The low-side MOSFET turns on to discharge the inductor current until the inductor current trips below the LGATE current limit threshold. After UGATE current limit triggered, the max inductor current is decided by the inductor current rising rate and the response delay time of the internal network.

#### <span id="page-22-1"></span>**16.19 Input UVLO Protection**

In addition to the EN pin, the RT6160D also provides enable control through the VIN pin. If VEN rises above VEN R first, switching will still be inhibited until the VIN voltage rises above VUVLO\_R. It is to ensure that the internal regulator is ready so that operation with not-fully-enhanced internal MOSFET switches can be prevented. After the device is powered up, if the VIN voltage goes below the UVLO falling threshold voltage (VUVLO\_F), this switching will be inhibited; if VIN voltage rises above the UVLO rising threshold (VUVLO R), the device will resume switching.

#### <span id="page-22-2"></span>**16.20 Over-Temperature Protection**

When the junction temperature exceeds the OTP threshold value, the IC will shut down the switching operation. Once the junction temperature cools down and is lower than the OTP lower threshold, the converter will automatically resume switching. When the device detects an over-temperature condition, it sets the TSD bit in the Status register to 1. The device clears the TSD bit to 0 if you read the Status register when the junction temperature of the device is less than  $130^{\circ}$ C.

#### <span id="page-22-3"></span>**16.21 Overvoltage Protection**

When the VOUT pin is floating, the device will trigger overvoltage protection to prevent the output voltage from exceeding critical values. If the output reaches the OVP threshold, the device will regulate the voltage to maintain it at this threshold value.

#### <span id="page-22-4"></span>**16.22 Undervoltage Protection**

The RT6160D provides Hiccup Mode for Undervoltage Protection (UVP). When the Vout voltage drops below 90% of Target VOUT, the UVP function will be triggered to shut down switching operation. If the UVP condition remains for a period, the RT6160D will retry to build up output voltage automatically. When the UVP condition is removed, the converter will soft-start to target voltage and resume normal operation.



### <span id="page-23-0"></span>**16.23 I <sup>2</sup>C Interface**

The following table shows the RT6160D slave address 0x75(7bit).



The I<sup>2</sup>C interface bus must be connect a resistor 2.2k $\Omega$  to power node and independent connection to processor, individually. The  $I<sup>2</sup>C$  timing diagrams are listed below.

#### **16.23.1 Read and Write Function**

Read a single byte of data from Register Slave Address **Register Address** Register Address Slave Address MSB Data  $A$  Sr S 0 1 A P A I I I I I I I I I AISrII I I I I I I I I I I IA 1 Assume Address = m Data for Address = m R/W Read N bytes of data from Registers Slave Address **Register Address** Register Address Slave Address MSB Data 1 LSB Sr S 0 1 A IIIIIIIIIAIS IIIIIIIIII A Assume Address = m Data for Address = m  $R/\overline{W}$ MSB Data 2 LSB MSB Data N LSB t  $\overline{A} \overline{P}$ A Data for Address =  $m + 1$ Data for  $\Delta d$ ddress = m + Write a single byte of data to Register Slave Address Register Address MSB Data LSB S 0 P A IIIIIII IIIIIIIIIIIIIII  $R/\overline{W}$  Assume Address = m Data for Address = m Write N bytes of data to Registers Slave Address **Register Address** MSB Data 1 LSB MSB Data 2 LSB S | | | | | | | 0 A III III II IA A III III III IA  $\overline{\textbf{f}}$ Assume Address = m Data for Address = m Data for Address =  $m + 1$ R/W MSB Data N LSB A P Data for Address =  $m + N$ Driven by Master, Driven by Slave, P Stop, S Start, Sr Repeat Start

#### **16.23.2 I <sup>2</sup>C Waveform Information**



#### Figure 6. I<sup>2</sup>C Read and Write Stream and Timing Diagram

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. www.richtek.com DS6160D-02 August 2024

#### <span id="page-24-0"></span>**16.24 Thermal Considerations**

The junction temperature should never exceed the absolute maximum junction temperature TJ(MAX), listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

#### $PD(MAX) = (TJ(MAX) - TA) / \theta JA$

where TJ(MAX) is the maximum junction temperature. TA is the ambient temperature, and  $\theta$ JA is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance,  $\theta$ JA, is highly package dependent. For a WL-CSP-15B 1.4x2.3 (BSC) package, the thermal

resistance,  $\theta$ JA, is 53°C/W on a standard JEDEC 51-7 high effective-thermal conductivity four-layer test board. The maximum power dissipation at  $T_A = 25^{\circ}C$  can be calculated as below:

PD(MAX) =  $(125^{\circ}C - 25^{\circ}C) / (53^{\circ}C/W) = 1.88W$  for a WL-CSP-15B 1.4x2.3 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed TJ(MAX) and the thermal resistance,  $\theta$ JA. The derating curve in [Figure 7](#page-24-2) allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.



Figure 7. Derating Curve of Maximum Power Dissipation

#### <span id="page-24-2"></span><span id="page-24-1"></span>**16.25 Layout Considerations**

For the best performance of the RT6160D, the following layout guidelines must be strictly followed.

- $\bullet$  Input capacitor must be placed as close as possible to IC to minimize the power loop area. A typical 0.1 $\mu$ F decoupling capacitor is recommended to reduce power loop area and any high frequency component on VIN.
- ⚫ Switching node (SW1 and SW2) are with high frequency voltage swing and should be kept at small area. Keep analog components away from the SW1 and SW2 node to prevent stray capacitive noise pickup.
- ⚫ Keep every power trace connected to pin as wide as possible for improving thermal dissipation.
- The AGND pin is suggested to connect to  $2^{nd}$  GND plate through top to  $2^{nd}$  via.





Figure 8. Layout Guide

- 1. The loop from VIN to CIN to PGND should be as short as possible to reduce the switching noise of Buck mode.
- 2. The loop from VOUT to COUT to PGND should be as short as possible to reduce the switching noise of Boost mode.
- 3. The loop from VIN to AGND should separate with PGND loop for noise reducing.
- 4. Connect AGND to C3 or C2 directly to reduce the noise.

<span id="page-25-0"></span>**Note 13**. The information provided in this section is for reference only. The customer is solely responsible for the designing, validating, and testing your product incorporating Richtek's product and ensure such product meets applicable standards and any safety, security, or other requirements.

### <span id="page-26-0"></span>**17 Functional Register Description**

#### <span id="page-26-1"></span>**17.1 Register Table Lists**



#### <span id="page-26-2"></span>**17.2 Register Description**

 $I<sup>2</sup>C$  Slave address = 1110101 (75H)

<sup>2</sup>C Register Map

R: Read Only

RW: Read and Write



Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. DS6160D-02 August 2024 www.richtek.com





Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

## **RT6160D**





#### **Table 3. Register VOUT1/VOUT2[6:0] vs. Output Voltage**

VOUT1 Address = 0x04, Output Voltage 1 when the VSEL pin is low.

VOUT2 Address = 0x05, Output Voltage 2 when the VSEL pin is high.







### <span id="page-30-0"></span>**18 Outline Dimension**





**15B WL-CSP 1.4x2.3 Package (BSC)**



### <span id="page-31-0"></span>**19 Footprint Information**





### <span id="page-32-0"></span>**20 Packing Information**

#### <span id="page-32-1"></span>**20.1 Tape and Reel Data**







**C, D, and K are determined by component size. The clearance between the components and the cavity is as follows:** 

**- For 8mm carrier tape: 0.5mm max.**



Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. DS6160D-02 August 2024 www.richtek.com



#### <span id="page-33-0"></span>**20.2 Tape and Reel Packing**





Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



#### <span id="page-34-0"></span>**20.3 Packing Material Anti-ESD Property**



#### **Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

#### **RICHTEK**

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



### <span id="page-35-0"></span>**21 Datasheet Revision History**

