







RT5752

2A, 1.2MHz, 6V Synchronous Step-Down Converter

1 General Description

The RT5752 is a simple, easy-to-use, 2A synchronous step-down converter with an input supply voltage range from 2.5V to 6V. The device builds in an accurate 0.6V reference voltage and integrates low RDS(ON) power MOSFETs to achieve high efficiency in TSOT-23-5, TSOT-23-6, and WDFN-6L 2x2 packages.

The RT5752 adopts the Advanced Constant On-Time (ACOT®) control architecture to provide an ultrafast transient response with few external components and to operate at nearly constant switching frequency over the line, load, and output voltage range. The RT5752A operates in automatic PSM that maintains high efficiency during light load operation. The RT5752B operates in Forced PWM that helps to meet tight voltage regulation accuracy requirements.

The RT5752 senses the current in both MOSFETs for robust overcurrent protection. The device features cycle-by-cycle current-limit protection, which prevents the device from catastrophic damage in the event of an output short circuit, overcurrent, or inductor saturation. A built-in soft-start function prevents inrush current during start-up. The device also includes input undervoltage-lockout, output undervoltage protection, overvoltage protection (RT5752AL/BL), and overtemperature protection to provide safe and smooth operation operating conditions. in all recommended junction temperature range is -40°C to 125°C.


2 Features

- Input Voltage Range from 2.5V to 6V
- Integrated 100mΩ and 70mΩ MOSFETs
- 100% Duty Cycle for Lowest Dropout
- Internal Reference Voltage with 1% Accuracy
- 1.2MHz Typical Switching Frequency
- Power Saving Mode for Light Loads (RT5752A)
- Advanced Constant On-Time (ACOT[®]) Control
- Internal Soft-Start (1.5ms)
- Enable Control Input
- Power-Good Indicator
- Negative Overcurrent Protection (RT5752B)
- Fully Protection with UVLO, OVP, UVP, Cycle-by-Cycle Current Limit, and OTP

3 Applications

- Mobile Phones and Handheld Devices
- Set-Top Boxes and xDSL Platforms
- WLAN ASIC Power/Storage (SSD and HDD)
- General Purpose for POL LV Buck Converters

4 Simplified Application Circuit




RICHTEK Copyright © 2024 Richtek Technology Corporation. All rights reserved.

is a registered trademark of Richtek Technology Corporation.



5 Ordering Information



Note 1.

- Marked with ⁽¹⁾ indicated: Compatible with the current requirements of IPC/JEDEC J-STD-020.
- Marked with ⁽²⁾ indicated: Richtek products are Richtek Green Policy compliant.

6 Marking Information







Table of Contents


1		al Description							
2		'es							
3		ations							
4	Simpli	Simplified Application Circuit 1							
5		ng Information							
6	Markir	ng Information	2						
7	Pin Co	onfiguration	4						
8	Functi	onal Pin Description	4						
9	Functi	onal Block Diagram	5						
	9.1	TSOT-23-5 package	5						
	9.2	SOT-23-6 and WDFN-6L 2x2 package	5						
10	Absol	ute Maximum Ratings	6						
11	ESD R	atings	6						
12		nmended Operating Conditions							
13		al Information							
14		ical Characteristics							
15	Typica	l Application Circuit	9						
	15.1	TSOT-23-5 and TSOT-23-6 packages							
	15.2								
16		I Operating Characteristics							
17	Opera	tion	16						
	17.1	Advanced Constant On-Time Control							
		and PWM Operation							
	17.2	Power Saving Mode							
	17.3	Enable Control							
	17.4	Soft-Start (SS)	16						
	17.5	Maximum Duty Cycle Operation							
	17.6	Power-Good Indication							
	17.7	Input Undervoltage Lockout							
	17.8	The current Protection							
	17.9	Output Active Discharge							
	17.10	Output Undervoltage Protection							
	17.11	Output Overvoltage Protection							
	17.12	Over-Temperature Protection	19						
	17 13	Negative Overcurrent Limit (RT5752B)	20						


10	Applic	auon miormation	21
	18.1	Inductor Selection	
	18.2	Input Capacitor Selection	
	18.3	Output Capacitor Selection	22
	18.4	Output Ripple	23
	18.5	Output Transient Undershoot and	
		Overshoot	23
	18.6	Output Voltage Setting	24
	18.7	EN Pin for Start-Up and Shutdown	
		Operation	
	18.8	Power-Good Output	25
	18.9	Feedforward Capacitor (CFF)	25
	18.10	Thermal Considerations	26
	18.11	Layout Considerations	27
19	Outlin	e Dimension	
	19.1	TSOT-23-5	29
	19.2	TSOT-23-6	30
	19.3	WDFN-6L 2x2	31
20	Footpi	rint Information	32
	20.1	TSOT-23-5	32
	20.2	TSOT-23-6	33
	20.3	WDFN-6L 2x2	34
21	Packir	ng Information	
	21.1	Tape and Reel Data	
	21.2	Tape and Reel Packing	38
	21.3	Packing Material Anti-ESD Property	
22	Datasl	neet Revision History	



7 Pin Configuration







TSOT-23-6

WDFN-6L 2x2

8 Functional Pin Description


	Pin No.	in No.		
TSOT-23-5	TSOT-23-6	WDFN-6L 2x2	Pin Name	Pin Function
1	1	2	EN	Enable control input. Connect this pin to a logic high to enable the device and connect this pin to ground to disable the device.
2	2	5, 7 (Exposed Pad)	GND	Power ground.
3	3	4	sw	Switch node between the internal switch and the synchronous rectifier. Connect this pin to the inductor.
4	4	3	VIN	Power input. The input voltage range is from 2.5V to 6V. Connect input bypass capacitors directly to this pin and GND pins. An MLCC with a capacitance higher than $10\mu F$ is recommended.
5	6	6	FB	Output voltage sense. Sense the output voltage at the FB pin through a resistive divider. The feedback reference voltage is typically 0.6V.
	5	1	PG	Open-drain power-good indicator output. Once started up, PG will be pulled low to ground if any internal protection is triggered.

www.richtek.com




9 Functional Block Diagram

9.1 TSOT-23-5 Package



9.2 SOT-23-6 and WDFN-6L 2x2 Packages



DS5752-04 October 2024



10 Absolute Maximum Ratings

(Note 2)

• Other Pins ------ -0.3V to 6.5V • Lead Temperature (Soldering, 10 sec.) ------ 260°C • Junction Temperature ------ 150°C

Note 2. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

11 ESD Ratings

(Note 3)

• HBM (Human Body Model)-----2kV

Note 3. Devices are ESD sensitive. Handling precautions are recommended.

12 Recommended Operating Conditions

(Note 4)

• Supply Input Voltage----- 2.5V to 6V • Output Voltage ----- 0.6V to VIN

Note 4. The device is not guaranteed to function outside its operating conditions.

13 Thermal Information

(Note 5 and Note 6)

	Thermal Parameter	TSOT-23-6	TSOT-23-5	WDFN-6L 2x2	Unit
θЈА	Junction-to-ambient thermal resistance (JEDEC standard)	108.5	117.9	49.2	°C/W
θJC(Top)	Junction-to-case (top) thermal resistance	93.5	94.6	102.5	°C/W
θJC(Bottom)	Junction-to-case (bottom) thermal resistance	55.4	61.3	5.2	°C/W
θJA(EVB)	Junction-to-ambient thermal resistance (specific EVB)	78.16	92.41	54.4	°C/W
ΨJC(Top)	Junction-to-top characterization parameter	10.95	16.52	1.04	°C/W
ΨЈВ	Junction-to-board characterization parameter	61.7	62.51	29.2	°C/W



Note 5. For more information about thermal parameter, see the Application and Definition of Thermal Resistances report, AN061.

Note 6.0_{JA(EVB)}, $\Psi_{JC(TOP)}$ and Ψ_{JB} are measured on a high effective-thermal-conductivity four-layer test board with dimensions of 70mm x 50mm; furthermore, all layers with 1 oz. Cu. Thermal resistance/parameter values may vary depending on the PCB material, layout, and test environmental conditions.

14 Electrical Characteristics

 $(V_{IN} = 3.6V. T_J = T_A = -40$ °C to 125°C. Typical value is tested at $T_A = 25$ °C. The limit over-temperature is guaranteed by characterization, unless otherwise noted.)

Parameter	Symbol Test Conditions			Тур	Max	Unit	
Supply Voltage							
VIN Supply Input Voltage	VIN		2.5		6	٧	
Undervoltage-Lockout Threshold	Vuvlo	V _{IN} rising	2.15	2.3	2.45	٧	
Undervoltage-Lockout Threshold Hysteresis	ΔVυνιο			300		mV	
011		VEN = 0V, TA = 25°C			2	Δ.	
Shutdown Current	ISHDN	VEN = 0V			15	μΑ	
Quiescent Current	IQ	VEN = 2V, VFB = 0.7V, not switching		23	35	μΑ	
Soft-Start	ı			1			
Soft-Start Time	tss	0%Vout to 95%Vout	1	1.5	2.4	ms	
Enable Voltage							
EN Input Voltage Rising threshold	VEN_R		0.8		1.2	V	
EN Input Voltage Falling threshold	VEN_F		0.4		0.85	V	
Enable Pull-Low Current	IEN_PL			1.5		μΑ	
Feedback Voltage							
Feedback Voltage	V _{FB}		0.594	0.6	0.606	V	
Feedback Input Current	IFB	VFB = 0.6V, TA = 25°C		0.1	0.4	μΑ	
Internal MOSFET			l.	l .	1		
On-Resistance of High-Side MOSFET	R _{DSON_H}			100	120		
On-Resistance of Low-Side MOSFET	R _{DSON_L}			70	85	mΩ	
Current Limit	l		l				
High-Side Switch Current Limit	ILIM_H	VIN = 3.6V, VOUT = 1.2V,	3	3.45	3.9	^	
Low-Side Switch Current Limit	ILIM_L	L = 1.5μH, T _A = 25°C	2	2.3	2.6	Α	
Switching Frequency	•		•		•		
Switching Frequency	fsw		1	1.2	1.44	MHz	

RICHTEK

is a registered trademark of Richtek Technology Corporation.

DS5752-04 October 2024




Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
On-Time Timer Control						
Minimum Off-Time	toff_min			90		ns
Output Voltage Protection						
Output Undervoltage Threshold (RT5752A/BH: Hiccup Mode) (RT5752A/BL: Latch-Off Mode)	Vuvp			40	1	%
Output Overvoltage Threshold (RT5752A/BL: Latch-Off Mode, Deglitch Time = 2µs)	Vovp	V _{FB} rising	110	120	130	%
Over-Temperature Protection	1					
Over-Temperature Protection Threshold	T _{OTP}			150		. 0
Over-Temperature Protection Hysteresis	T _{OTP_HYS}			20		°C
Power-Good Function						
Power-Good High Threshold	VTH_PGLH	VFB rising, PG goes high	83	90		%
Power-Good Falling Threshold	VTH_PGHL	VFB falling, PG goes low	78	85	-	%
Power-Good Sink Current Capability		IPG sinks 5mA			0.4	V
Output Discharge Resistor						
Output Discharge Switch On- Resistor	RDISCHG	VEN = 0V (Protection)		100		Ω




15 Typical Application Circuit

TSOT-23-5 and TSOT-23-6 Packages 15.1



 ${C_{\text{FF}}}^{\star}$: Optional for performance fine-tune PG** : For TSOT-23-6 package only.

15.2 WDFN-6L 2x2 Package



CFF*: Optional for performance fine-tune

Table 1. Suggested Component Values

Vout (V)	RfB1 (kΩ)	RFB2 (kΩ)	Cin1 (μF)	L (μ H)	Соυт (μF)	CFF (pF)
3.3	100	22.1	22	1.5	22 to 44	
1.8	100	50	22	1.5	22 to 44	
1.5	100	66.6	22	1.5	22 to 44	
1.2	100	100	22	1.5	22 to 44	22
1.05	100	133	22	1.5	22 to 44	22
1	100	148	22	1.5	22 to 44	22

Table 2. Recommended External Components

Component Description		Vendor P/N
CIN	22μF, 6.3V, X5R, 0603	GRM188R60J226MEA0D (MURATA)
Соит	22μF, 6.3V, X5R, 0603	GRM188R60J226MEA0D (MURATA)
L 1.5μH		DFE252012F-1R5M (MURATA) MPC252012K-1R5M(HDT)

Note 7. Court and Cin: Considering the effective capacitance, which is de-rated based on the biased voltage level and size, the C_{OUT} and C_{IN} components need to satisfy the effective capacitance as specified for the recommended external components.


RICHTEK


October


DS5752-04





16 Typical Operating Characteristics






































RICHTEK is a registered trademark of Richtek Technology Corporation.



























Time (500ns/Div)









Time (1ms/Div)

DS5752-04

Time (5ms/Div)









17 Operation

The RT5752 is a high-efficiency, synchronous step-down converter that delivers up to 2A output current from a 2.5V to 6V input supply.

17.1 Advanced Constant On-Time Control and PWM Operation

The RT5752 adopts ACOT[®] control for its ultrafast transient response, low external component count, and stability with low ESR MLCC output capacitors. When the feedback voltage falls below the feedback reference voltage, the minimum off-time one-shot (90ns, typical) has timed out, and the inductor current is below the current-limit threshold, the internal on-time one-shot circuitry is triggered, and the high-side switch is turned on. Since the minimum off-time is short, the device exhibits ultrafast transient response and enables the use of smaller output capacitance.

The on-time is inversely proportional to the input voltage and directly proportional to the output voltage to achieve pseudo-fixed frequency over the input voltage range. After the on-time one-shot timer expires, the high-side switch is turned off and the low-side switch is turned on until the on-time one-shot is triggered again. In the steady state, the error amplifier compares the feedback voltage VFB and an internal reference voltage. If the virtual inductor current ramp voltage is lower than the output of the error amplifier, a new pre-determined fixed on-time will be triggered by the on-time one-shot generator.

17.2 Power Saving Mode

The RT5752A automatically enters power saving mode (PSM) under light loads to maintain high efficiency. As the load current decreases and eventually the inductor current ripple valley touches the zero current, which is the boundary between continuous conduction and discontinuous conduction modes, the low-side switch is turned off when the zero inductor current is detected. As the load current further decreases, it takes longer to discharge the output capacitor to the level that requires the next on-time. The switching frequency decreases and is proportional to the load current to maintain high efficiency at light loads.

17.3 Enable Control

The RT5752 provides an EN pin, as an external chip enable control, to enable or disable the device. If VEN is held below a falling threshold voltage (VEN_F) of the enable input (EN), the converter will disable the output voltage; that is, the converter is disabled and switching is inhibited even if the VIN voltage is above the VIN undervoltage-lockout threshold (VUVLO). During shutdown mode, the supply current can be reduced to ISHDN (15µA or below). If the EN voltage rises above the rising threshold voltage (VEN_R) while the VIN voltage is higher than the UVLO threshold, the device will be turned on; that is, switching is enabled and the soft-start sequence is initiated.

17.4 Soft-Start Function

The RT5752 provides an internal soft-start (SS) feature to control inrush current. At power-up, the internal capacitor is charged by an internal current source to generate a soft-start ramp voltage as a reference voltage to the PWM comparator. The device will initiate switching, and the output voltage will smoothly ramp up to its targeted regulation voltage only after this ramp voltage is greater than the feedback voltage VFB to ensure the converter has a smooth startup from a pre-biased output. The output voltage starts to rise in 220µs (typical) from EN rising, and the soft-start ramp-up time (0% VOUT to 95% VOUT) is 1.5ms (typical).




Figure 1. Start-Up Sequence

17.5 **Maximum Duty Cycle Operation**

The RT5752 is designed to operate in dropout at a high duty cycle approaching 100%. If the operational duty cycle is large and the required off-time becomes smaller than the minimum off-time, the RT5752 starts to enable the skip off-time function and keeps the high-side MOSFET switch on continuously. The RT5752 implements the skip off-time function to achieve a high duty cycle approaching 100%. Therefore, the maximum output voltage is near the minimum input supply voltage of the application when the input voltage momentarily falls down to the normal output voltage requirement. The input voltage at which the device enters dropout changes depending on the input voltage, output voltage, switching frequency, load current, and the efficiency of the design.

17.6 **Power-Good Indication**

The RT5752 features an open-drain power-good output (PG) to monitor the output voltage status. The output delay of the comparator prevents false flag operation for short excursions in the output voltage, such as during line and load transients. Connect the PG pin to VIN or an external voltage source below 6V through a pull-up resistor. When the VIN voltage rises above Vuylo, the power-good function is activated. After soft-start is finished, the PG pin is controlled by a comparator connected to the feedback signal VFB. If VFB rises above a power-good high threshold (VTH PGLH) (typically 90% of the reference voltage), the PG pin will be in high impedance and VPG will be held high. When VFB falls short of the power-good low threshold (VTH_PGHL) (typically 85% of the reference voltage), the PG pin will be pulled low. Once started up, if any internal protection is triggered, PG will be pulled low to GND. The internal open-drain pull-down device will pull the PG pin low. The power-good indication profile is shown below.

Conditions PG Pin VEN > VEN H. High Impedance VFB > VTH_PGLH Enable VEN > VEN H, Low VFB < VTH PGHL Shutdown VEN < VEN L Low **OTP** $T_J > T_{SD}$ Low

Table 3. PG Pin Status

October

DS5752-04



17.7 Input Undervoltage-Lockout

In addition to the EN pin, the RT5752 also provides enable control through the VIN pin. If VEN rises above VEN_R first, switching will still be inhibited until the VIN voltage rises above VUVLO. This ensures that the internal regulator is ready so that operation with not-fully-enhanced internal MOSFET switches can be prevented. After the device is powered up, if the input voltage VIN goes below the UVLO falling threshold voltage (VUVLO – Δ VUVLO), switching will be inhibited; if VIN rises above the UVLO rising threshold (VUVLO), the device will resume normal operation with a complete soft-start.

17.8 Current-Limit Protection

The RT5752 features cycle-by-cycle current-limit protection on both the high-side and low-side MOSFETs, and this protection prevents the device from catastrophic damage in an output short circuit, overcurrent, or inductor saturation.

The high-side MOSFET current-limit protection is achieved by an internal current comparator that monitors the current in the high-side MOSFET during each on-time. The switch current is compared with the high-side switch current-limit threshold (ILIM_H) after a certain delay when the high-side switch is turned on each cycle. If a current-limit condition occurs, the converter will immediately turn off the high-side switch and turn on the low-side switch to prevent the inductor current from exceeding the high-side current limit.

The low-side MOSFET current-limit protection is achieved by measuring the inductor current through the synchronous rectifier (low-side switch) during the low-side on-time. Once the current rises above the low-side switch current-limit threshold (I_{LIM_L}), the on-time one-shot will be inhibited until the inductor current ramps down to the current-limit threshold (I_{LIM_L}); that is, another on-time can only be triggered when the inductor current goes below the low-side current limit. If the output load current exceeds the available inductor current (clamped by the low-side current limit), the output capacitor needs to supply the extra current, causing the output voltage to begin to drop. If it drops below the output undervoltage protection threshold, the IC will stop switching to avoid excessive heat.




Figure 2. Current-Limit Protection



17.9 Output Active Discharge

When the RT5752 is disabled by the EN pin, UVLO, or OTP, the device discharges the output capacitors (via SW pins) through an internal discharge resistor (100Ω) connected to ground. This function prevents the reverse current flow from the output capacitors to the input capacitors once the input voltage collapses. It does not need to rely on another active discharge circuit for discharging the output capacitors. This function will be turned off when the fault condition is removed.

17.10 Output Undervoltage Protection

The RT5752 includes output undervoltage protection (UVP) against overload or short-circuit conditions by constantly monitoring the feedback voltage VFB. If VFB drops below the undervoltage protection threshold (typically 40% of the internal feedback reference voltage), the UV comparator will go high to turn off both the internal high-side and low-side MOSFET switches. The RT5752 will enter output undervoltage protection with hiccup mode. During hiccup mode, the IC will shut down for thiccup_off (5ms, typical), and then attempt to recover automatically for thiccup_on (1ms, typical). Upon completion of the soft-start sequence, if the fault condition is removed, the converter will resume normal operation; otherwise, this auto-recovery cycle will be repeated until the fault condition is cleared. Hiccup mode allows the circuit to operate safely with low input current and power dissipation, and then resume normal operation as soon as the overload or short-circuit condition is removed. A short-circuit protection and recovery profile is shown below.




Figure 3. Short-Circuit Protection and Recovery

17.11 Output Overvoltage Protection

The RT5752AL/BL includes an output overvoltage protection (OVP) circuit to limit output voltage and minimize output voltage overshoot. If V_{FB} goes above 120% of the reference voltage, the high-side MOSFET will be forced off to limit the output voltage, and then the IC will enter latch-off mode.

17.12 Over-Temperature Protection

The RT5752 includes an over-temperature protection (OTP) circuitry to prevent overheating due to excessive power dissipation. The OTP will shut down switching operation when the junction temperature exceeds an over-temperature protection threshold (T_{OTP}). Once the junction temperature cools down by an over-temperature protection hysteresis (ΔT_{OTP_HYS}), the IC will resume normal operation with a complete soft-start. Note that the over-temperature protection is intended to protect the device during momentary overload conditions. The protection is activated outside of the absolute maximum range of operation as a secondary fail-safe and therefore

d. RICHTEK is a req

is a registered trademark of Richtek Technology Corporation.



should not be relied upon operationally. Continuous operation above the specified absolute maximum operating junction temperature may impair device reliability or permanently damage the device.

17.13 Negative Overcurrent Limit (RT5752B)

The RT5752B is the part which is forced to operate in PWM and allows negative current operation. In the case of PWM operation, high negative current may be generated if an external power source is unexpectedly tied to the output terminal. To mitigate the risk described above, the internal circuit monitors the negative current in each on-time interval of the low-side MOSFET and compares it with the NOC threshold. Once the negative current exceeds the NOC threshold, the low-side MOSFET is turned off immediately, and then the high-side MOSFET will be turned on to discharge the energy of the output inductor. This behavior keeps the valley of the negative current at the NOC threshold to protect the low-side MOSFET. However, the negative current cannot be limited at the NOC threshold once the minimum off-time is reached.

October 2024



18 Application Information

(Note 8)

The output stage of a synchronous buck converter, consisting of an inductor and a capacitor, stores and delivers energy to the load. They form a second-order low-pass filter to smooth out the switch node voltage to maintain a regulated output voltage.

18.1 **Inductor Selection**

The inductor selection involves trade-offs among size, cost, efficiency, and transient response requirements. Generally, three key inductor parameters are specified for operation with the device: inductance value (L), inductor saturation current (ISAT), and DC resistance (DCR). A good compromise between size and loss is to choose the peak-to-peak ripple current equal to 20% to 50% of the IC's rated current. The switching frequency, input voltage, output voltage, and selected inductor ripple current determine the inductor value as follows:

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times \Delta I_{L}}$$

Once an inductor value is chosen, the ripple current (ΔI_L) is calculated to determine the required peak inductor

$$\Delta I_{L} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times L}$$

$$I_{L_PEAK} = I_{OUT_MAX} + \frac{1}{2}\Delta I_{L}$$

IL(PEAK) should not exceed the minimum value of the IC's upper current limit level. Besides, the current flowing through the inductor is the inductor ripple current plus the output current. During power-up, faults, or transient load conditions, the inductor current can increase above the calculated peak inductor current level. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current.

For the selected inductor, the inductor's saturation and thermal rating should meet or exceed the ripple current (ΔIL) . For a more conservative approach, the rating for inductor saturation current must be equal to or greater than the switch current limit of the device rather than the inductor peak current. For EMI sensitive applications, choosing a shielding type inductor is preferred.

18.2 **Input Capacitor Selection**

Input capacitance, CIN, is needed to filter the pulsating current at the drain of the high-side power MOSFET. CIN should be sized to do this without causing a large variation in input voltage. The waveform of CIN ripple voltage and ripple current are shown in Figure 4. The peak-to-peak voltage ripple on the input capacitor can be estimated using the equation below:

$$\Delta V_{CIN} = D \times I_{OUT} \times \frac{1 - D}{C_{IN} \times f_{SW}} + I_{OUT} \times ESR$$

where

$$D = \frac{V_{OUT}}{V_{IN} \times \eta}$$

October



For ceramic capacitors, the equivalent series resistance (ESR) is very low, so the ripple caused by ESR can be ignored, and the minimum input capacitance can be estimated using the following equation:

$$C_{\text{IN_MIN}} = I_{\text{OUT_MAX}} \times \frac{D \big(1 - D \big)}{\Delta V_{\text{CIN_MAX}} \times f_{\text{SW}}}$$

where $\Delta VCIN_MAX$ is the maximum input ripple voltage.




Figure 4. CIN Ripple Voltage and Ripple Current

In addition, the input capacitor needs to have a very low ESR and must be rated to handle the worst-case RMS input current:

$$I_{RMS} \cong I_{OUT_MAX} \times \frac{V_{OUT}}{V_{IN}} \times \sqrt{\frac{V_{IN}}{V_{OUT}} - 1}$$

It is common to use the worst-case $I_{RMS} \approx I_{OUT}/2$ at $V_{IN} = 2V_{OUT}$ for design. Note that ripple current ratings from capacitor manufacturers are often based on only 2000 hours of life, which makes it advisable to further de-rate the capacitor or choose a capacitor rated at a higher temperature than required.

Several capacitors may also be paralleled to meet size, height, and thermal requirements in the design. For low input voltage applications, sufficient bulk input capacitance is needed to minimize transient effects during output load changes.

Ceramic capacitors are ideal for switching regulator applications because of their small size, robustness, and very low ESR. However, care must be taken when these capacitors are used at the input. A ceramic input capacitor combined with trace or cable inductance forms a high-quality (under-damped) tank circuit. If the RT5752 circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the device's rating. This situation is easily avoided by placing the low ESR ceramic input capacitor in parallel with a bulk capacitor with higher ESR to damp the voltage ringing.

The input capacitor should be placed as close as possible to the VIN pins, with a low inductance connection to the GND of the IC. In addition to a larger bulk capacitor, a small ceramic capacitor of $0.1\mu F$ should be placed close to the VIN and GND pins. This capacitor should be 0402 or 0603 in size.

18.3 Output Capacitor Selection

The RT5752 is optimized for ceramic output capacitors, and the best performance will be obtained by using them. The total output capacitance value is usually determined by the desired output voltage ripple level and transient

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



response requirements for sag (undershoot on load apply) and soar (overshoot on load release).

18.4 Output Voltage Ripple

The output voltage ripple at the switching frequency is a function of the inductor current ripple going through the output capacitor's impedance. To derive the output voltage ripple, the output capacitor with capacitance Cout and its equivalent series resistance Resr must be taken into consideration. The output peak-to-peak ripple voltage VRIPPLE, caused by the inductor current ripple ΔIL , is characterized by two components, which are ESR ripple VRIPPLE(ESR) and capacitive ripple VRIPPLE(C), and can be expressed as follows:

$$\begin{split} & V_{RIPPLE} = V_{RIPPLE(ESR)} + V_{RIPPLE(C)} \\ & V_{RIPPLE(ESR)} = \Delta I_L \times R_{ESR} \\ & V_{RIPPLE(C)} = \frac{\Delta I_L}{8 \times C_{OUT} \times f_{SW}} \end{split}$$

If ceramic capacitors are used as the output capacitors, both components need to be considered due to the extremely low ESR and relatively small capacitance.

18.5 Output Transient Undershoot and Overshoot

In addition to the voltage ripple at the switching frequency, the output capacitor and its ESR also affect the voltage sag (undershoot) and soar (overshoot) when the load steps up and down abruptly. The ACOT® transient response is very quick, and output transients are usually small. The following paragraph details how to calculate the worst-case voltage swings in response to very fast load steps.

The output voltage transient undershoot and overshoot are influenced by two main factors: the voltage steps caused by the output capacitor's ESR, and the voltage sag and soar due to the finite output capacitance and the inductor current slew rate. Use the following formula to check if the ESR is low enough (typically not a problem with ceramic capacitors) and the output capacitance is large enough to prevent excessive sag and soar on very fast load step edges, with the chosen inductor value.

The amplitude of the ESR step up or down is a function of the load step and the ESR of the output capacitor:

VESR_STEP =
$$\Delta$$
IOUT x RESR

The amplitude of the capacitive sag is a function of the load step, the output capacitor value, the inductor value, the input-to-output voltage differential, and the maximum duty cycle. The maximum duty cycle during a fast transient is a function of the on-time and the minimum off-time since the ACOT® control scheme will ramp the current using on-times spaced apart with minimum off-times, which is as fast as allowed. Calculate the approximate on-time (neglecting parasitics) and maximum duty cycle for a given input and output voltage as follows:

$$t_{ON} = \frac{V_{OUT}}{V_{IN} \times f_{SW}} \text{ and } D_{MAX} = \frac{t_{ON}}{t_{ON} + t_{OFF_MIN}}$$

The actual on-time will be slightly longer as the IC compensates for voltage drops in the circuit, but we can neglect this since the on-time increase compensates for the voltage losses. Calculate the output voltage sag as follows:

$$V_{SAG} = \frac{L \times (\Delta I_{OUT})^{2}}{2 \times C_{OUT} \times (V_{IN(MIN)} \times D_{MAX} - V_{OUT})}$$

The amplitude of the capacitive soar is a function of the load step, the output capacitor value, the inductor value, and the output voltage:

$$V_{SOAR} = \frac{L \times (\Delta I_{OUT})^2}{2 \times C_{OUT} \times V_{OUT}}$$

DS5752-04

RICHTEK

October 2024



Because some modern digital loads can exhibit nearly instantaneous load changes, the amplitude of the ESR step up or down should be taken into consideration.

18.6 Output Voltage Setting

Set the desired output voltage using a resistive divider from the output to ground with the midpoint connected to FB, as shown in <u>Figure 5</u>. The output voltage is set according to the following equation:

 $VOUT = 0.6V \times (1 + RFB1/RFB2)$




Figure 5. Output Voltage Setting

Place the FB resistors within 5mm of the FB pin. For output voltage accuracy, use divider resistors with 1% or better tolerance.

18.7 EN Pin for Start-Up and Shutdown Operation

For automatic start-up, the EN pin can be connected to the input supply VIN directly. The large built-in hysteresis band makes the EN pin useful for simple delay and timing circuits. The EN pin can be externally connected to VIN by adding a resistor Ren and a capacitor Cen, as shown in <u>Figure 6</u>, to have an additional delay. The time delay can be calculated with the En's internal threshold, at which switching operation begins.

An external MOSFET can be added for the EN pin to be logic-controlled, as shown in <u>Figure 7</u>. In this case, a pull-up resistor, REN, is connected between VIN and the EN pin. The MOSFET Q1 will be under logic control to pull down the EN pin. To prevent the device from being enabled when VIN is smaller than the VOUT target level or some other desired voltage level, a resistive divider (REN1 and REN2) can be used to externally set the input undervoltage-lockout threshold, as shown in <u>Figure 8</u>.




Figure 6. Enable Timing Control




Figure 7. Logic Control for the EN Pin

DS5752-04






Figure 8. Resistive Divider for Undervoltage-Lockout Threshold Setting

18.8 **Power-Good Output**

The PG pin is an open-drain power-good indication output and should be connected to an external voltage source through a pull-up resistor. The external voltage source can be an external voltage supply below 6V, Vcc, or the output of the RT5752 if the output voltage is regulated under 6V. It is recommended to connect a $100k\Omega$ resistor between the external voltage source and the PG pin.

18.9 Feedforward Capacitor (CFF)

The RT5752 is optimized for low duty-cycle applications, and its control loop is stable with low ESR ceramic output capacitors. This optimization makes it easier for the circuit to achieve stability with reasonable output capacitors. However, it also narrows the optimization of transient responses of the converter. In higher duty-cycle applications (higher output voltages or lower input voltages), the internal ripple signal will increase in amplitude. Before the ACOT® control loop can react to an output voltage fluctuation, the voltage change on the feedback signal must exceed the internal ripple amplitude. Because of the large internal ripple in this condition, the response may become too slow and may show an under-damped response. This can cause some ringing in the output and is especially visible in higher output voltage applications where the duty cycle is high. The feedback network attenuation is large, adding to the delay. As shown in Figure 9, adding a feedforward capacitor (CFF) across the upper feedback resistor is recommended. This increases the damping of the control system.




Figure 9. Feedback Loop with Feedforward Capacitor

Loop stability can be checked by viewing the load transient response. A load step with a speed that exceeds the converter bandwidth must be applied. For ACOT®, loop bandwidth can be range from 100 to 200kHz, so a load step with a 500ns maximum rise time (di/dt≈2A/µs) ensures that the excitation frequency is sufficient. It is important that the converter operates in PWM mode, outside the light load efficiency range, and below any current-limit threshold. A load transient from 30% to 60% of the maximum load is reasonable, as shown in Figure 10.

October

DS5752-04




Figure 10. Example of Measuring the Converter fco by Fast Load Transient

CFF can be calculated based on the following equation:

$$C_{FF} = \frac{1}{2\pi \times f_{CO}} \times \sqrt{\frac{1}{R_{FB1}} \times \left(\frac{1}{R_{FB1}} + \frac{1}{R_{FB2}}\right)}$$

The loop bandwidth can be obviously extended by the optimized feedforward capacitor, while the control system still maintains acceptable stability. However, an inappropriate feedforward capacitor might cause insufficient gain margin or phase margin, resulting in instability of the control system. Therefore, the feedforward capacitor should be designed as a good compromise between loop bandwidth improvement and acceptable stability.

Note that after defining the CFF, you should also check the load regulation because the feedforward capacitor might inject an offset voltage into Vout, causing Vout inaccuracy. If the output voltage is out of specification due to the calculated CFF, decrease the value of the feedforward capacitor CFF.

Figure 11 shows the transient performance with and without the feedforward capacitor.




Figure 11. Load Transient Response with and without Feedforward Capacitor

18.10 Thermal Considerations

In many applications, the RT5752 does not generate much heat due to its high efficiency and the low thermal resistance of its TSOT-23-5 and TSOT-23-6 packages. However, in applications where the RT5752 operates at a high ambient temperature, high input voltage, or high switching frequency, the generated heat may exceed the maximum junction temperature of the part. The junction temperature should never exceed the absolute maximum junction temperature of the part.

The junction temperature should never exceed the absolute maximum junction temperature TJ(MAX), listed under Absolute Maximum Ratings, to avoid permanent damage to the device. If the junction temperature reaches approximately 150°C, the RT5752 stops switching the power MOSFETs until the temperature cools down by 20°C.



The maximum power dissipation can be calculated by the following formula:

 $PD(MAX) = (TJ(MAX) - TA) / \theta JA(EFFECTIVE)$

Where $T_{J(MAX)}$ is the maximum junction temperature of the die. For recommended operating condition specifications, the maximum junction temperature is 150°C. Ta is the ambient temperature, and $\theta_{JA(EFFECTIVE)}$ is the system-level junction-to-ambient thermal resistance. It can be estimated from thermal modeling or measurements in the system.

The thermal resistance of the device strongly depends on the surrounding PCB layout and can be improved by providing a heat sink of surrounding copper ground. The addition of backside copper with thermal vias, stiffeners, and other enhancements can also help reduce thermal resistance.

Experiments in the Richtek thermal lab show that simply setting $\theta_{JA}(EFFECTIVE)$ as 110% to 120% of the θ_{JA} is reasonable to obtain the allowed PD(MAX).

As an example, consider the case when the RT5752 is used in TSOT-23-6 package applications where $V_{IN} = 5V$, $I_{OUT} = 2A$, $f_{SW} = 1.2MHz$, $V_{OUT} = 1.2V$. The efficiency at 1.2V and 2A is 78.7% by using VCTA25201B-1R5MS6 (1.5 μ H, 50m Ω DCR) as the inductor and measured at room temperature. The core loss, 10.3mW, can be obtained from its website in this case. In this case, the power dissipation of the RT5752 is

$$P_{D, RT} = \frac{1-\eta}{n} \times P_{OUT} - \left(I_{O}^{2} \times DCR + P_{CORE}\right) = 0.439W$$

Considering the $\theta_{JA(EFFECTIVE)}$ is 93.79°C/W by using the RT5752 evaluation board with a 4-layer PCB, all layers with 1 oz. Cu, the junction temperature of the regulator operating in a 25°C ambient temperature is approximately: $T_J = 0.439W \times 93.79$ °C /W + 25°C = 66.1°C

18.11 Layout Considerations

Follow the PCB layout guidelines for optimal performance of the device.

- Keep the high-current paths short, especially at the ground terminals. This practice is essential for stable, jitterfree operation. The high-current path comprising the input capacitor, high-side MOSFET, inductor, and output capacitor should be as short as possible. This practice is essential for high efficiency.
- Place the input MLCC capacitors as close to the VIN and GND pins as possible. The major MLCC capacitors should be placed on the same layer as the RT5752.
- The SW node has a high-frequency voltage swing and should be kept to a small area. Keep analog components away from the SW node to prevent stray capacitive noise pickup.
- Connect the feedback network behind the output capacitors. Place the feedback components next to the FB pin.
- For better thermal performance, design a wide and thick plane for the GND pin or add a lot of vias to the GND plane.
- An example of a PCB layout guide is shown in <u>Figure 12</u>.




Figure 12. Layout Guide for TSOT-23-6




Figure 13. Layout Guide for WDFN-6L 2x2


Note 8. The information provided in this section is for reference only. The customer is solely responsible for the designing, validating, and testing your product incorporating Richtek's product and ensure such product meets applicable standards and any safety, security, or other requirements.

DS5752-04



19 Outline Dimension

19.1 TSOT-23-5




Symbol	Dimensions I	n Millimeters	Dimension	s In Inches
	Min	Max	Min	Max
А	0.700	1.000	0.028	0.039
A1	0.000 0.100		0.000	0.004
В	3 1.397 1.803		0.055	0.071
b	0.300	0.559	0.012	0.022
С	2.591	3.000	0.102	0.118
D	2.692	3.099	0.106	0.122
е	0.838	1.041	0.033	0.041
Н	H 0.080 0.254		0.003	0.010
L	L 0.300 0.610		0.012	0.024

TSOT-23-5 Surface Mount Package



19.2 **TSOT-23-6**




Comple ed	Dimensions I	In Millimeters	Dimensions In Inches			
Symbol	Min Max		Min	Max		
А	0.700	1.000	0.028	0.039		
A1	A1 0.000 0.100		0.000	0.004		
В	1.397	1.803	0.055	0.071		
b	0.300	0.559	0.012	0.022		
С	2.591	3.000	0.102	0.118		
D	2.692	3.099	0.106	0.122		
е	0.838	1.041	0.033	0.041		
Н	0.080	0.254	0.003	0.010		
L	0.300	0.610	0.012	0.024		

TSOT-23-6 Surface Mount Package



19.3 WDFN-6L 2x2



Pin #1 ID and Tie Bar Mark Options

Note: The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.


Symbol	Dimensions I	In Millimeters	Dimension	s In Inches	
Symbol	Min	Max	Min	Max	
Α	0.700	0.800	0.028	0.031	
A1	0.000	0.050	0.000	0.002	
A3	0.175 0.250		0.007	0.010	
b	0.200		0.008	0.014	
D	1.950 2.050		0.077	0.081	
D2	1.000	1.450	0.039	0.057	
Е	1.950	2.050	0.077	0.081	
E2	0.500	0.850	0.020	0.033	
е	0.650		0.026		
L	L 0.300		0.400 0.012		

W-Type 6L DFN 2x2 Package



20 Footprint Information


20.1 TSOT-23-5



Dookogo	Number	Footprint Dimension (mm)							Toloropoo
Package	of Pin	P1	P2	Α	В	С	D	М	Tolerance
TSOT-25/TSOT-25(FC)/SOT-25	5	0.95	1.90	3.60	1.60	1.00	0.70	2.60	±0.10




20.2 TSOT-23-6



Dockoro	Number of		Footprint Dimension (mm)						
Package	Pin	P1	Α	В	С	D	М	Tolerance	
TSOT-26/TSOT-26(FC)/SOT-26/SOT-26(COL)	6	0.95	3.60	1.60	1.00	0.70	2.60	±0.10	



20.3 WDFN-6L 2x2



	Number of			Toloropoo						
Package	Pin	Р	Α	В	С	D	Sx	Sy	М	Tolerance
V/W/U/XDFN2*2-6	6	0.65	2.80	1.20	0.80	0.35	1.40	0.80	1.65	±0.05





21 Packing Information


21.1 Tape and Reel Data

21.1.1 TSOT-23-5


SOT/TSOT-23-5







Daalaana Taraa	Tape Size	Pocket Pitch	Reel Size (A)		Units	Trailer	Leader	Reel Width (W2)	
Package Type	(W1) (mm)	(P) (mm)	(mm)	(in)	per Reel	(mm)	(mm)	Min/Max (mm)	
TSOT-23-5	8	4	180	7	3,000	160	600	8.4/9.9	



C, D, and K are determined by component size.

The clearance between the components and the cavity is as follows:

- For 8mm carrier tape: 0.5mm max.

Tana Cina	W1	Р		В		F		Ø١		K		Н
Tape Size	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Max
8mm	8.3mm	3.9mm	4.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	1.0mm	1.2mm	0.6mm

ghts reserved. RICHTEK

is a registered trademark of Richtek Technology Corporation.


October 2024


DS5752-04




21.1.2 TSOT-23-6


SOT/TSOT-23-6/8:







Package Type	Tape Size	Pocket Pitch	Reel Si	ze (A)	Units	Trailer	Leader	Reel Width (W2)
	(W1) (mm)	(P) (mm)	(mm)	(in)	per Reel	(mm)	(mm)	Min./Max. (mm)
TSOT-23-6	8	4	180	7	3,000	160	600	8.4/9.9



C, D, and K are determined by component size.


The clearance between the components and the cavity is as follows:

- For 8mm carrier tape: 0.5mm max.


Tana Cina	W1	Р		В		F		Ø١		K		Н
Tape Size	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Max
8mm	8.3mm	3.9mm	4.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	1mm	1.2mm	0.6mm



21.1.3 WDFN-6L 2x2



Package Type	Tape Size (W1) (mm)	Pocket Pitch (P) (mm)	Reel Si (mm)	ze (A)	Units per Reel	Trailer (mm)	Leader (mm)	Reel Width (W2) Min/Max (mm)
(V, W) QFN/DFN 2x2	8	4	180	7	2,500	160	600	8.4/9.9



C, D, and K are determined by component size.

The clearance between the components and the cavity is as follows:

- For 8mm carrier tape: 0.5mm max.

Tono Cizo	W1	Р		В		F		ØJ		K		Н
Tape Size	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Max
8mm	8.3mm	3.9mm	4.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	1.0mm	1.3mm	0.6mm

RICHTEK is a register

is a registered trademark of Richtek Technology Corporation.

DS5752-04 October 2024



21.2 Tape and Reel Packing

21.2.1 TSOT-23-5

Step	Photo/Description	Step	Photo/Description
1	Reel 7"	4	3 reels per inner box Box A
2	HIC & Desiccant (1 Unit) inside	5	12 inner boxes per outer box
3	Caution label is on backside of Al bag	6	Outer box Carton A

Container	Reel			Вох		Carton			
Package	Size	Units	Item	Reels	Units	Item	Boxes	Unit	
T00T 00 5	7"	0.000	Box A	3	9,000	Carton A	12	108,000	
1801-23-5	TSOT-23-5 7" 3,000		Box E	1	3,000	For C	Reel.		



21.2.2 TSOT-23-6

Step	Photo/Description	Step	Photo/Description
1	Reel 7"	4	RICHTER MARKET M
	IXEEL /		o reels per liliter box box A
2	THE STATE OF THE S	5	
	HIC & Desiccant (1 Unit) inside		12 inner boxes per outer box
3	THEOTER AND THE STATE OF THE ST	6	PICHTEK 17-74-11/12 18-74-11/1
	Caution label is on backside of Al bag		Outer box Carton A

Container	Reel			Box		Carton			
Package	Size	Units	Item	Reels	Units	Item	Boxes	Unit	
TCOT 22.0	7"	2 000	Box A	3	9,000	Carton A	12	108,000	
TSOT-23-6 7"		3,000	Box E	1	3,000	For Combined or Partial Reel.		Reel.	

DS5752-04 October 2024



21.2.3 WDFN-6L 2x2

Step	Photo/Description	Step	Photo/Description
1	Reel 7"	4	3 reels per inner box Box A
2	HIC & Desiccant (1 Unit) inside	5	12 inner boxes per outer box
3	Caution label is on backside of Al bag	6	Outer box Carton A

Container	Reel		Вох			Carton			
Package	Size	Units	Item	Reels	Units	Item	Boxes	Unit	
(V, W)	7"	2.500	Box A	3	7,500	Carton A	12	90,000	
QFN & DFN 2x2	/	/	2,500	Box E	1	2,500	For C	combined or Partial	Reel.



21.3 Packing Material Anti-ESD Property

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
Ω/cm^2	10 ⁴ to 10 ¹¹					

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2024 Richtek Technology Corporation. All rights reserved.

DS5752-04 October 2024 www.richtek.com



22 Datasheet Revision History

Version	Date	Description	Item
03	2023/11/7	Modify	Change RT5752A/B to RT5752 Simplified Application Circuit on page 1 Ordering Information on page 2 Functional Block Diagram on page 4 Operation on page 5 Electrical Characteristics on page 10 Typical Application Circuit on page 12 Application Information on page 20, 22, 23
04	2024/10/25 Modify		General Description on page 1 Features on page 1 Ordering Information on page 2 Electrical Characteristics on page 7, 8 Operation on page 12 to 20 Application Information on page 21 to 28 Packing Information on page 35 to 41 - Added packing information