# **RICHTEK**

# *Preliminary* **RT5147**

Sample &<br>Buy

# **Power Management Unit Total Power Solution for SSD**

### <span id="page-0-0"></span>**1 General Description**

The RT5147 provides a highly-integrated multichannel system power management solutions designed to fulfill the performance, efficiency, and feature requirements of SSD applications.

It features four buck regulators and two LDOs, delivering multiple output voltages to accommodate various applications with different Voltage Identification (VID) requirements. The power-on sequence is configurable, offering enhanced flexibility for system design.

Additionally, the RT5147 is equipped with 8 configurable GPIO pins to meet diverse system hardware control requirements. These GPIOs can be programmed for a variety of functions, including PWRDIS/ Sleep/ Deep Sleep settings for PMIC state machine control, Enable/Disable settings for Buck1 and Buck2, VID control settings for Buck3 and Buck4, nRESET pin functionality to monitor PMIC power good status, and configuration as External Enable (External\_EN) and External Power Good (External\_PG) signals. Furthermore, the GPIOs support three-state configuration through I<sup>2</sup>C interface when operating in the normal mode. The RT5147 is designed to operate within a recommended junction temperature range of -40°C to 125°C, and an ambient temperature range of −40C to 85°C.

### <span id="page-0-1"></span>**2 Applications**

⚫ SSD

### <span id="page-0-2"></span>**3 Marking Information**

3TXXYY CCC-RRR YMDAN

3T: Product Code XXYY: Wafer ID with Check Sum CCC-RRR: IC Coordinate (X, Y) YMDAN: Date Code

### <span id="page-0-3"></span>**4 Features**

⚫ **Input Supply Voltage Range: 2.7V to 3.7V**

Evaluation

**Boards** 

- ⚫ **Highly Efficient Programmable Regulators**
	- ⚫ **BUCK 1: 1.7V to 2.9V, 20mV per step; 4A**

Design

Tools

- ⚫ **BUCK 2: 0.5V to 1.3V, 10mV per step; 2A**
- ⚫ **BUCK 3: 0.5V to 1.3V, 10mV per step; 4A**
- ⚫ **BUCK 4: 0.9V to 2.0V, 10mV per step; 2A**
- ⚫ **LDO 1: 1.0V to 2.7V, 50mV per step; 400mA**
- ⚫ **LDO 2: 1.0V to 2.7V, 50mV per step; 400mA**
- ⚫ **Configurable Outputs**
	- ⚫ **1.5% Feedback Voltage Accuracy for Full Temperature Range (**−**40C to 125C)**
	- ⚫ **DVS Change for all Bucks via I2C Interface**
	- ⚫ **Enable Time for All VRs**
	- ⚫ **Soft-Start Time for All VRs**
	- ⚫ **Selectable Switching Frequency for Every Buck Rail**
- ⚫ **Input OV/UV Warning Indication and Fault Protection**
- ⚫ **Output OV/UV/OC Fault Protection**
- ⚫ **Over-Temperature Protection**
- ⚫ **Diode Emulation Mode for Light-Load and High Efficiency Operation**
- ⚫ **Buck2 and Buck3 Support DVS without I 2C Command at Sleep Mode**
- ⚫ **Non-Volatile Register Configurability**
- ⚫ **I <sup>2</sup>C Interface 400kHz/1MHz/3.4MHz**
- ⚫ **8 Multi-Function GPIOs for Control and Command Unit**
	- ⚫ **nRESET\_N for ASIC**
	- ⚫ **IRQ\_N Interrupt Flag**
	- ⚫ **PWRDIS, SLEEP1, SLEEP2**
	- ⚫ **Enable/Disable Settings for Buck1 and Buck2**
	- ⚫ **2 Sets of EXT\_EN\_I and EXT\_EN\_O**
	- ⚫ **SYSMON Can Only be Set by GPIO5**
	- ⚫ **Buck1/2/3/4 and LDO1/2 Selection by GPIOx**
- ⚫ **Ambient Temperature Range:** −**40C to 85C**
- ⚫ **Junction Temperature Range:** −**40C to 125C**





### <span id="page-1-0"></span>**5 Ordering Information**

**Package Type** (1) WSC: WL-CSP-36B 2.66x2.70 (BSC) **Revision Code**  $RT5147 - 01$ 

#### **Note 1.**

Richtek products are Richtek Green Policy compliant and marked with <sup>(1)</sup> indicates compatible with the current requirements of IPC/JEDEC J-STD-020.

#### **Part Number Version Table**



#### **Note 2.**

- (1) GPIO2 controls BUCK1 and BUCK2, GPIO3 controls BUCK3, GPIO4 controls BUCK4 and LDO1, and GPIO6 controls LDO2.
- (2) PLSW = P-type Load Switch.

### <span id="page-1-1"></span>**6 Simplified Application Circuit**





# **Table of Contents**







# <span id="page-3-0"></span>**7 Pin Configuration**

(TOP VIEW)



WL-CSP-36B 2.66x2.70 (BSC)

### <span id="page-3-1"></span>**8 Functional Pin Description**









**RICHTEK** 





# <span id="page-6-0"></span>**9 Functional Block Diagram**



### <span id="page-7-0"></span>**10 Absolute Maximum Ratings**

#### [\(Note 3\)](#page-7-2)



- <span id="page-7-2"></span>**Note 3.** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- <span id="page-7-3"></span>Note 4. θ<sub>JA</sub> is measured under natural convection (still air) at T<sub>A</sub> = 25°C with the component mounted on a high effectivethermal-conductivity four-layer test board on a JEDEC 51-9 thermal measurement standard.

<span id="page-7-4"></span>**Note 5.** Devices are ESD sensitive. Handling precautions are recommended.

# <span id="page-7-1"></span>**11 Recommended Operating Conditions**

#### [\(Note 6\)](#page-7-5)



<span id="page-7-5"></span>**Note 6.** The device is not guaranteed to function outside its operating conditions.

# **RICHTEK**

### <span id="page-8-0"></span>**12 Electrical Characteristics**

(VIN\_B1 = VIN\_B2 = VIN\_B3 = VIN\_B4 = AVIN = VIN\_LDO1 = 3.3V,  $T_A$  = 25°C, unless otherwise specified.)



**RICHTEK** 



Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. www.richtek.com RT5147\_DS-00 August 2024



































































Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. www.richtek.com RT5147\_DS-00 August 2024







<span id="page-22-0"></span>**Note 7.** Guaranteed by design.



# <span id="page-23-0"></span>**13 Typical Application Circuit**



Note: \*If GPIOx is set to High-Z, 100k should be removed.

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. www.richtek.com RT5147 DS-P02T00 April 2024

### <span id="page-24-0"></span>**14 Typical Operating Characteristics**

**RICHTEK** 











#### Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. RT5147\_DS-00 August 2024 www.richtek.com







**B1 Load Transient Response**





**B2 Load Transient Response**



![](_page_25_Figure_9.jpeg)

![](_page_25_Figure_10.jpeg)

Time  $(100\mu s/Div)$ 

![](_page_25_Picture_313.jpeg)

![](_page_26_Picture_0.jpeg)

(3V/Div) (2V/Div)

**VIN B1**

**B2 B3 B4 L1 L2**

(1V/Div) (1V/Div) (2V/Div) (2V/Div) (2V/Div)

![](_page_26_Figure_1.jpeg)

**Power Up Sequence for GPIO3 = H**

![](_page_26_Figure_2.jpeg)

**RT5147**

**Power Off Sequence**

![](_page_26_Figure_4.jpeg)

Time (1ms/Div)

![](_page_26_Figure_6.jpeg)

![](_page_26_Figure_7.jpeg)

![](_page_26_Figure_8.jpeg)

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

![](_page_27_Picture_0.jpeg)

![](_page_27_Figure_1.jpeg)

#### **PS4.0 Sequence\_Case3**

![](_page_27_Figure_3.jpeg)

![](_page_27_Figure_4.jpeg)

Time (20ms/Div)

**PWRDIS Sequence for GPIO3 = Hiz**

![](_page_27_Figure_7.jpeg)

Time (20ms/Div)

**PWRDIS Sequence for GPIO3 = H**

![](_page_27_Figure_10.jpeg)

Time (20ms/Div)

# <span id="page-28-0"></span>**15 Operation**

The RT5147 provides four high-efficiency synchronous buck converters and two LDO regulators for the power system of SSD.

#### <span id="page-28-1"></span>**15.1 Buck Converter**

The RT5147 features four high-efficiency synchronous switching buck converters that deliver programmable output voltages. These converters utilized Advance Constant-On-Time (ACOT<sup>®</sup>) voltage mode, ensuring low output voltage, quick transient response, and minimal quiescent current. Additionally, these buck converters are equipped with standard protections, including OVP, UVP and OCL.

### <span id="page-28-2"></span>**15.2 Buck Overcurrent Protection (OCP)**

The current limited architecture of all rails is designed to detect valley current. When the low-side MOSFET turns on, the inductor current will be sensed from RDS(ON) of low-side by internal ZC/OC circuit. If the voltage on lowside RDS(ON) exceeds the VOC (overcurrent voltage) which is defined by register OC\_CFG\_\*, the OC circuit will keep the low-side MOSFET turning on to reduce the inductor current. The low-side will remain on until the inductor current falls below the OC threshold. Once the inductor current is below the OC level, the rail will resumes normal operation. See [Overcurrent Protection](#page-35-0) (OCP) for more information.

#### <span id="page-28-3"></span>**15.3 Buck Undervoltage Protection (UVP)**

The UVP is a level detection feature. If the output voltage falls below either −7% or −15% of the reference voltage (as selected via register settings), undervoltage protection will be triggered and both the high-side and low-side MOSFET will be turned off immediately. The UVP circuit is disabled during soft-start period and DVID transitions to prevent false triggering. See [Undervoltage Protection \(UVP\)](#page-35-1) for more information.

#### <span id="page-28-4"></span>**15.4 Buck Overvoltage Protection (OVP)**

The OVP is a level detection feature. If the output voltage exceeds +10% of the reference voltage, overvoltage protection will be triggered and both the high-side and low-side MOSFET will be turned off immediately. The OVP circuit will be disabled during soft-start period and DVID transitions. See [Overvoltage Protection \(OVP\)](#page-35-2) for more information.

#### <span id="page-28-5"></span>**15.5 Linear Dropout Regulator (LDO)**

The RT5147 features two linear dropout regulators, each with independent current limit, overvoltage, and undervoltage protection circuits to prevent unexpected conditions in applications from damaging the device. When the path current exceeds the current-limit threshold, the current limit circuit adjusts the gate voltage of power stage to limit the output current. If the output voltage drops below −16% of the reference voltage, the LDO will be immediately deactivated by the UVP circuit. Conversely, if the output voltage exceeds +8% of the reference voltage, the OVP circuit will also promptly shut off the LDO.

### <span id="page-28-6"></span>**15.6 Over-Temperature Protection (OTP)**

If the device temperature exceeds 150 $\degree$ C, the OTP circuit will shut down all power rails. The PMIC will reboot with power-up sequence once the device temperature decreases to 125°C. See [Over-Temperature Protection \(OTP\)](#page-36-0) for more information.

#### <span id="page-28-7"></span>**15.7 GPIO1**

The GPIO1 is fixed to nRESET signal. After power-up sequence, a high nRESET (nRESET = H) indicates that the PMIC is in a Power Good (PG) state, whereas a low nRESET (nRESET = L) indicates a Power Bad (PBAD) condition.

The n\_RESET\_MASK\_REG register offers a masking feature for various output events, including PBAD, VIN

![](_page_29_Picture_0.jpeg)

overvoltage (VIN\_OV), and over-temperature (OT) events. By setting the corresponding bits to '1b' within this register, the nRESET output will not respond to PBAD events for that specific rail. Conversely, any PBAD events on an un-masked rail will cause the nRESET to go low. Additionally, the Power Good delay time from the rising edge of the Buck3 PG flag to the rising edge of the nRESET can be configured in the GPIO1\_REG.POR\_DELAY\_TIME setting.

#### <span id="page-29-0"></span>**15.8 GPIO2**

GPIO2 is pre-configured to serve as the voltage selection (VSEL) input for Buck converters B1 and B2 prior to nRESET being asserted high (nRESET = H). As soon as the AVIN voltage exceeds the Under-Voltage Lock-Out (UVLO) threshold plus hysteresis (UVLO+HYS), the default VSEL values for B1 and B2 are immediately captured and stored into their respective register values, such as in the B1 Voltage Regulation (VR) structure, B1\_SEL, and B2\_SEL. For detailed VSEL configurations, refer to [Table 1.](#page-29-2)

<span id="page-29-2"></span>![](_page_29_Picture_243.jpeg)

#### **Table 1. GPIO2 Function**

Following the power-up sequence, when nRESET transitions to a high level (nRESET = H), the function of GPIO2 can be reconfigured to an alternative function by setting the GPIO2\_REG.GPIO2\_FUNC\_SEL register (refer to Table 5 for available functions). The functional architecture of GPIO3, 4 and 6 are the same as the GPIO2. Each of these GPIOs has an internal default function before nRESET = High, and they can be reassigned to different functions after nRESET = High.

To disable the reconfigured function of any of these GPIOs and revert to the internal default function, set the corresponding GPIOx\_FUNC\_EN bit to '0b' in the GPIOx\_FUNC\_SEL register. When disabled, GPIO2, GPIO3, GPIO4, and GPIO6 will maintain their default functions as set internally.

#### <span id="page-29-1"></span>**15.9 GPIO3**

Prior to nRESET being asserted high (nRESET = H), GPIO3 is utilized to control the B3 output, enable Dynamic Voltage Scaling (DVS) for B2 and B3, and set the delay times for B3, B4, LDO1, and LDO2. These configurations are tailored to meet the requirements of different platforms. When the AVIN voltage exceeds the Undervoltage-Lockout (UVLO) threshold plus hysteresis (UVLO+HYS), the RT5147 promptly reads the status of GPIO3 to establish the output levels and sequencing for certain rails.

Moreover, if the PMIC enters Sleep Mode (either Sleep1 or Sleep2) with B2\_DVS\_EN/B3\_DVS\_EN set to '1', the output voltage of B2 and B3 will switch to their respective DVS modes. For detailed configurations of B3's voltage scaling, refer to [Table 2.](#page-29-3)

<span id="page-29-3"></span>![](_page_29_Picture_244.jpeg)

#### **Table 2. GPIO3 Function**

![](_page_30_Picture_0.jpeg)

![](_page_30_Picture_252.jpeg)

Note: The total power-up delay time of the rails will be "Time Slot" + "ON DLY" + GPIO3 Delay Time.

#### <span id="page-30-0"></span>**15.10 GPIO4**

Before nRESET is asserted high (nRESET = H), GPIO4 serves the default function of selecting the voltage (VSEL) for B4 and L1 (Linear Regulator 1). When the AVIN voltage exceeds the undervoltage lockout (UVLO) threshold plus hysteresis (UVLO+HYS), the default VSEL settings for B4 and L1 are captured and stored into their respective register values, such as in the B4/L1 Voltage Regulation (VR) structure, B4/L1\_SEL. For detailed VSEL configurations, refer to [Table 3.](#page-30-3)

It is important to note that among the GPIOs, only GPIO2, GPIO3, and GPIO4 are capable of being configured in the High-Z state.

<span id="page-30-3"></span>![](_page_30_Picture_253.jpeg)

#### **Table 3. GPIO4 Function**

### <span id="page-30-1"></span>**15.11 GPIO6**

Prior to nRESET being asserted high (nRESET = H), GPIO6 is pre-configured to select the regulator mode for LDO2. Unlike GPIO2, GPIO3, and GPIO4, which check their voltage levels to determine the rails' mode and voltage once AVIN exceeds the undervoltage lockout (UVLO) threshold plus hysteresis (UVLO+HYS), GPIO6 uniquely checks its voltage level to define LDO2's regulator mode and set its output voltage before LDO2 begins ramping up. For detailed information on LDO2 MODE configurations, refer to [Table 4.](#page-30-4)

<span id="page-30-4"></span>![](_page_30_Picture_254.jpeg)

#### <span id="page-30-2"></span>**15.12 GPIO5/7/8**

The default functions of GPIO5, GPIO7, and GPIO8 are determined by the initial values set in the GPIO5\_FUNC\_SEL, GPIO7\_FUNC\_SEL, and GPIO8\_FUNC\_SEL registers, respectively. Based on these settings, GPIO5, GPIO7, and GPIO8 are configured as either input or output signals corresponding to the functions selected, as detailed in [Table 5.](#page-31-0)

After the nRESET signal is asserted high (nRESET = H), the functions of GPIO2, GPIO3, GPIO4, and GPIO6 can be reconfigured. The available functions to which these GPIOs can be adjusted are listed in [Table 5.](#page-31-0)

# **RICHTEK**

#### **Table 5. GPIO Function Selection**

<span id="page-31-0"></span>![](_page_31_Picture_338.jpeg)

#### **Table 6. GPIO1 - 8 Default Function**

![](_page_31_Picture_339.jpeg)

Note: GPIO5 function can be defined by GPIO3's status.

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. www.richtek.com RT5147\_DS-00T00 July 2024

### <span id="page-32-0"></span>**16 Application Information**

### [\(Note 8\)](#page-49-1)

The RT5147 provides four synchronous buck regulators and two LDOs to satisfy requirements of the entire power system of the client SSD. This device can communicate with processors through the I<sup>2</sup>C interface for programming the output voltages of the rails, monitoring the status of the rails, or entering sleep mode for power saving. [Table](#page-32-3)  [7](#page-32-3) lists the information of the power rails provided by the RT5147.

<span id="page-32-3"></span>![](_page_32_Picture_358.jpeg)

![](_page_32_Picture_359.jpeg)

#### <span id="page-32-1"></span>**16.1 Bucker Converter**

The RT5147 incorporates four high-efficiency, ACOT<sup>®</sup> based synchronous buck converters that deliver various voltages via the I<sup>2</sup>C interface. The buck converter features fast transient response with the ACOT® typology.

Each switching regulator is specially designed for very low quiescent current  $(<$  35 $\mu$ A)and high-efficiency operation across the current rating range. With high switching frequency operation, the external LC filter can be small and keep very low output voltage ripple.

Additional features of these buck converters include soft-start, optional discharge paths, under-voltage protection, over-voltage protection, over-current limit and thermal-shutdown protection. The RT5147 will shut off all rails when any output rail triggers under-voltage protection or over-voltage protection. The PMIC will then attempt to restart every 100ms until all the rails power up successfully. The RT5147 provides thermal shutdown protection when the die temperature exceeds 150°C. The thermal protection will also cause all rails to enter discharge mode and remain off. The RT5147 will re-power these rails when the die temperature drops below 125°C.

With the I<sup>2</sup>C interface, each buck converter can program output voltage, adjust the slew rate of the DVID, change the PWM frequency, and control the on/off state. The PWM controller can switch to forced PWM mode, PSKIP mode, or LPM mode (for even lower quiescent current  $<$  25 $\mu$ A).

#### <span id="page-32-2"></span>**16.2 Inductor Selection**

For a given input voltage (VIN), output voltage (VOUT), and operation frequency (fsw), the inductor value (L) determines the inductor ripple current  $(\Delta I_L)$  as shown in the equation below:

$$
\Delta I_L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{f_{SW} \times L \times V_{IN}}
$$

Having a lower ripple inductor current not only reduces the power losses on the ESR of the output capacitors but also reduces the output voltage ripple. A reasonable starting point for selecting the ripple current is  $\Delta I_L = 0.3 \times 10^{-10}$ IMAX to 0.4 x IMAX. The largest ripple current occurs at the highest VIN. To ensure that the ripple current stays below a specified maximum, the inductor value should be chosen according to the following equation:

OUT  $\times$  ( Vin(MAX)  $-$  VOUT  $\mathsf{L} = \frac{\mathsf{V_{OUT}} \times (\mathsf{V_{IN(MAX)} - V_{OUT})}}{\mathsf{f_{SW}} \times \Delta \mathsf{l_L} \times \mathsf{V_{IN(MAX)}}}$ ×∆lı ×

# **RT5147** *Preliminary*

![](_page_33_Picture_2.jpeg)

Tthe current rating of the inductor must be large enough and will not saturate at the peak inductor current (IPEAK):

IPEAK =  $I_{\text{OUT}(MAX)} + \frac{\Delta I_L}{2}$ 

#### <span id="page-33-0"></span>**16.3 CIN and CSYS Selection**

The input capacitance of every rail, CIN, needs to filter the trapezoidal current at the source of the high-side MOSFET. For preventing a large ripple voltage, a low ESR input capacitor for the maximum current should be used. The relation between CIN ripple voltage and current ripple is shown in [Figure 1.](#page-33-1)

![](_page_33_Figure_7.jpeg)

Figure 1. Relationship of CIN Voltage Ripple and Current Ripple (Assuming  $D = 0.5$ )

<span id="page-33-1"></span>The C<sub>IN</sub> voltage ripple can be determined by the equations below when a rail works at the fsw of CCM mode.

 $V_{\textsf{CIN\_PP}} = \mathsf{D} \times \mathsf{I_{OUT}}(\textsf{MAX}) \times (\mathsf{ESR} + \frac{(1-\mathsf{D})}{\mathsf{CIN} \times \mathsf{f_{SW}}})$ 

where  $D = V_{\text{OUT}}/V_{\text{IN}}$ . If MLCC is used as the input capacitors, the ESR is almost zero, and the minimum input capacitance requirement can be estimated as follows:

 $\textsf{C}_{\textsf{IN}(\textsf{MIN})} = \textsf{I}_{\textsf{OUT}(\textsf{MAX})} \times \frac{\textsf{D} \times (1-\textsf{D})}{\textsf{V}_{\textsf{CIN\_PP}(\textsf{MAX})} \times \textsf{f}_{\textsf{SW}}}$ 

Next, it is also necessary to consider the input bulk capacitance, Csys, to ensure a stable input voltage during large load transients on all rails. Basically, the input host power source cannot provide enough instant input current to respond to a fast and large load current transient of the converters. The insufficient energy during load transient will be provided by the input bulk capacitors until the host power supply meets the input current requirement. Refer to [Figure 2](#page-34-1) to better understand the above description.

![](_page_34_Figure_3.jpeg)

Figure 2. Charge Required from Input Bulk Capacitors during Load Transient

<span id="page-34-1"></span>[Figure 3](#page-34-2) shows the diagram of every power rail of the RT5147 sharing a single bank of input bulk capacitors. The total input transient current required due to load currents of the converters can be calculated using the following equation:

 $\Delta I_{\text{INtr}} = \sum_{n=1}^{4} \frac{V_{\text{OUTn}} \times \Delta I_{\text{OUTn}(\text{MAX})}}{V_{\text{IN}} \times \eta_{n}}$ 

where ΔΙΙΝτι is the required total input transient current, ΔΙΟυτ is the maximum output transient current, and η is the efficiency of the buck at IOUT(MAX).

![](_page_34_Figure_8.jpeg)

Figure 3. The Location of Input Bulk Capacitors Diagram

<span id="page-34-2"></span>When  $\Delta I$ <sub>Intr</sub> is confirmed, the input bulk capacitance, Csys, can be determined using the following equation:

SYS(MIN)  $\approx \frac{1.21 \times \Delta l_{\text{INtr}}^2 \times L_{\text{IN}}}{\Delta V_{\text{INPP(MAX)}}^2}$  $\text{Csys}(\text{MIN}) \cong \frac{1.21 \times \Delta \text{I_{INT}}^2 \times \text{L}}{\Delta \text{V_{INPP} (MAX)}}^2$  $\approx \frac{1.21 \times \Delta I_{INtr}^2 \times L_{IN}}{2}$ Δ

where  $\Delta$ VINPP(MAX) is the maximum allowable dropout voltage and LIN is the input series filter inductance. If LIN is not used, a reasonable parasitic value of 50nH can be assumed for the PCB layout.

### <span id="page-34-0"></span>**16.4 COUT Selection**

The output capacitors and the inductor form a low-pass filter in the buck topology. In steady-state conditions, the inductor ripple current flowing into/out of the output capacitors will result in output ripple voltage. The peak-to-peak output ripple voltage  $(\Delta V_{\text{OUTPP}})$  can be calculated using the following equation:

$$
\Delta V_{\text{OUTPP}} = \Delta I_L \times \left( \text{ESR} + \frac{1}{8 \times C_{\text{OUT}} \times f_{\text{SW}}}\right)
$$

The output capacitors can be equivalent to a series of ESR, capacitance and ESL circuit. When a load transient occurs, the output capacitors supply the instant load current before the inductor current catches up with the output current and the controller's response. Therefore, the output voltage undershoot/overshoot can be combined by the ESR voltage, ESL-induced voltage, and the delta voltage caused by the delta electric quantity coming from or charging to the capacitors. The ESR voltage  $(\Delta VESR)$  can be calculated using the following equation:

![](_page_35_Picture_0.jpeg)

![](_page_35_Picture_2.jpeg)

#### $\Delta V_{FSR} = ESR \times \Delta I_1$  OAD

Another parameter that can affect the output voltage sag is the equivalent series inductance (ESL). The rapid change in load current results in  $\Delta I$ LOAD/ $\Delta t$ T during transient, where  $\Delta I$ LOAD/ $\Delta t$ T is the transient slew rate. The ESLinduced voltage  $(\Delta V_{ESL})$  can be calculated using the following equation:

$$
\Delta V_{ESR} = ESL \times \frac{\Delta I_{LOAD}}{\Delta t_{T}}
$$

Using a capacitor with low ESL can achieve better transient performance. Generally, using several capacitors connected in parallel can provide better transient performance than using a single capacitor for the same total ESR. Unlike electrolytic capacitors, ceramic capacitors have relatively low ESR and can reduce the voltage deviation during load transients. All the buck converters of the RT5147 can operate stably with MLCC output capacitors.

#### <span id="page-35-0"></span>**16.5 Overcurrent Protection (OCP)**

 $\Delta V_{ESR} = ESR \times \Delta I_{LOAD}$ <br>
Another parameter that<br>
change in load current r<br>
induced voltage ( $\Delta V_{ESL}$ <br>  $\Delta V_{ESR} = ESL \times \frac{\Delta I_{LOAD}}{\Delta t_T}$ <br>
Using a capacitor with<br>
connected in parallel c<br>
ESR. Unlike electrolyti<br>
deviation during The buck converters provide overcurrent protection. The current limit architecture of the buck converter uses the low-side MOSFET turn-on resistance to detect the inductor current. If the low-side sensed voltage exceeds the configuring  $V_{OC}$  voltage, the low-side will continue turning on to pull the inductor current down. Once the inductor current across the low-side is lower than V<sub>OC</sub>, the control loop will switch from the OC loop back to the normal loop. The RT5147 applies 4 overcurrent levels for each buck converter. See the register tables for the OCP values setting on each rail.

For the LDOs, RT5147 provides overcurrent protection by continuously monitoring the load current. If the sensed current exceeds the current-limit threshold, the OCP will be triggered. Once the OCP is tripped, LDO1 or LDO2 will lock the output current at overcurrent threshold level until the overcurrent condition is removed or the output voltage triggers the undervoltage protection.

#### <span id="page-35-1"></span>**16.6 Undervoltage Protection (UVP)**

All the rails of the RT5147 are continuously monitored for undervoltage protection.

UVP threshold:

1. BUCK1 to BUCK4: the output voltage falls below 93% or 85% (configurable via register) of reference.

2. LDO1 and LDO2: the output voltage falls below 84% of the reference.

If the output voltage falls below UVP threshold, the RT5147 will shut off all rails immediately, and the nRESET signal will also go low to inform the system.

#### <span id="page-35-2"></span>**16.7 Overvoltage Protection (OVP)**

All the rails of the RT5147 are continuously monitored for overvoltage protection.

OVP threshold:

1. BUCK1 to BUCK4: the output voltage rises above 110% of the reference.

2. LDO1 and LDO2: the output voltage rises above 114% of the reference.

If the output voltage rises above the OVP threshold, the RT5147 will shut off all rails immediately, and the nRESET signal will also go low to inform the system.

#### <span id="page-35-3"></span>**16.8 AVIN Overvoltage Protection (AVIN OVP)**

If the AVIN exceeds 3.8V, the AVIN OVP circuit will activate and shut down all power rails , and the nRESET signal will also go low. All the power rails will recover with the power-up sequence when the AVIN drops below 3.5V (3.8V  $-HYS$ ).

#### <span id="page-35-4"></span>**16.9 AVIN Undervoltage-Lockout (AVIN UVLO)**

If the AVIN voltage rises from 0V to above the UVLO falling threshold voltage +100mV but remains below the
SYSMON threshold voltage, the PMIC operates in standby mode and all register values are re-loaded from the efuses. The rails remain off in this standby mode. Once AVIN exceeds the SYSMON voltage, the RT5147 will follow the power-up sequence to turn on all rails. After all rails power up successfully, the RT5147 will raise the nRESET signal. If the AVIN voltage falls from above the SYSMON voltage to the UVLO falling threshold voltage, all power rails will stop operation immediately and the digital controller will also shut off. The PMIC stays in off mode at this time.

The PMIC resets all register codes and enters standby mode when the AVIN voltage is higher than the UVLO falling threshold voltage +100mV again. There is a hysteresis voltage of about 100mV between the UVLO rising and falling threshold voltages.

### **16.10 Over-Temperature Protection (OTP)**

If the temperature of the IC exceeds 150°C, the OTP circuit will activate and shut down all power rails, and the nRESET signal will also go low. All the rails recover with power-up sequence when the die temperature of the PMIC drops to  $125^{\circ}$ C while keeping VIN > SYSMON.

### **16.11 Protection Functions**

The RT5147 applies several types of protection functions to avoid unexpected events in applications. The details of the protection functions are shown in [Table 8.](#page-36-0) This table shows all events that cause the nRESET = 0, but OCL is not included.

<span id="page-36-0"></span>

#### **Table 8. Details of the Protection Functions**

### **16.12 Rails Configuration**

Any of the rails, Buck1 to Buck4, LDO1, and LDO2, can be changed to another type of regulator via the GPIO2/4/6 setting. Buck1, LDO1 and LDO2 can be configured as the PLSW (PMOS type load switch). When the rails become PLSWs, they retain overvoltage protection and overcurrent protection but no undervoltage protection. Take care when using the rails as load switches. LDO1 can also become NLSW (NMOS type load switch) for lower input voltage (> VIN - 0.7V) and higher output current use. Because the maximum voltage of RT5147, AVIN (range: 2.5V − 3.8V), will be used as the NMOS gate driver voltage, a higher input voltage as the NLSW input source may cause the gate drive to not fully turn on the NMOS.

Buck4 can be configured as an LDO. The LDO has all protections, including overvoltage, undervoltage and overcurrent protection. If the delta voltage between input voltage and output voltage is small, using the Buck4 as the LDO will achieve better efficiency than using it as a Buck4 converter.

Note that if the original rail becomes another type of regulator, their on/off sequence and current rating settings will be different. See the Electrical Characteristics Section for more detailed specifications.

## **16.13 I <sup>2</sup>C Interface**

A general-purpose serial interface to control and monitor the configuration registers is provided in the RT5147,



and its  ${}^{12}C$  slave address is 0x25. This serial interface supports the  ${}^{12}C$  protocol 2.1 with standard slave mode (100Kbps), fast mode (400Kbps), and high-speed mode (3.4Mbps). Multiple bytes reading or writing over the  $I<sup>2</sup>C$ interface of the RT5147 can also be done in standard slave mode (100Kbps) and fast mode (400Kbps). When performing a multiple byte read or write, the RT5147 will automatically increase to the next address for subsequence bytes (see [Figure 4\)](#page-37-0).



<span id="page-37-0"></span>Users can modify the output voltage, fault threshold, interrupt masks, etc, via the I<sup>2</sup>C interface. There are two types of the registers as described below:

Volatile Registers − These include R/W (Read and Write), RO (Read only), R1C (Read 1b to clear bit) and W1C (Write 1b to clear this bit). After AVIN > (UVLO + 100mV) = 2.6V, users can modify the R/W register values to change the register functions. The RO registers are used to provide the rails' status and the RT5147 information such as various ID numbers. W1C type means that writing a 1b into the bit will clear itself and become 0b. Any changes to these volatile registers are lost when AVIN is below 2.5V. The default values are fixed and cannot be modified.

Non-Volatile Registers – These include R/W and RO. After AVIN  $>$  (UVLO + 100mV) = 2.6V, users can modify the R/W register values to change the register functions. The RO registers are used to provide the rails' status and RT5147 information such as various ID numbers. Any changes to these non-volatile registers are retained even when AVIN is below 2.5V. The default values can be modified at the factory to optimize IC functionality for specific applications. Contact RichTek for custom configurations to meet system requirements.

## **16.14 State Machine**

The RT5147 contains an internal state machine with six states. The definitions of these states described below, are related to various signals such as, AVIN, POWER\_DIS, Sleep1, Sleep2, and some related register settings. The followings are the classifications about the states.

#### *16.14.1 Off State*

If AVIN < "UVLO + HYS" voltage, all the internal circuits of the RT5147 do not work at this state.

#### *16.14.2 Standby State*

If AVIN is between "UVLO + HYS" voltage and SYSMON voltage or AVIN is over AVIN\_OV voltage, the internal digital controller of the RT5147 starts to work. Once the digital core is active, it will reload register values from the efuses configuration. After completing the reload step, any register function value can still be modified via the I2C interface.

The only way to reload the register values of RT5147 from the efuses is by changing the state machine changing from Off State to Standby State. Note that the RT5147 only downloads the specific efuse configurations, which depended on the level status of GPIO2/3/4, into the corresponding register addresses when the state machine is from Off State to Standby State .

#### *16.14.3 Normal State*

If AVIN is in the range between SYSMON voltage and VIN OVP voltage and POWER\_DIS = L, the rails will follow their GPIO settings and their internal configurations of the time slot functions (X\_TIME\_SLOT), turn-on delay functions (X\_ON\_DLY) and the soft-start time functions (X\_SST\_SEL) to perform the power-up sequence. Once all rails power up successfully, the GPIO1 signal, as nRESET signal, raises to a high level. When the RT5147 gets nRESET = 1, it will be considered in the Normal State.

In Normal State, a rail can be controlled to turn ON/OFF by configuring the X\_EN register function. If the rail powers up by setting X\_EN from b0 to b1, it will follow the X\_SST\_SEL function setting to perform a soft-start immediately, ignoring any configured delay time. Note that if the rails' X TIME SLOT = b00 (disabled setting), the rail will always remain off ignoring any configuring signal.

### *16.14.4 Sleep1/Sleep2 State*

The RT5147 will go to "Sleep State" when one of the following conditions is satisfied:

- ⚫ A GPIOx which is set to SLEEP1 function goes from high voltage to low voltage. The state machine of the RT5147 will go to Sleep State.
- ⚫ A GPIOx which is set to SLEEP2 function goes from high voltage to low voltage. The state machine of the RT5147 will go to Sleep State. Note that the priority of the rail's off state in the Sleep1 function and Sleep2 function is higher. If one of the rail's off state in the Sleep1 function or in the Sleep2 function gets real, the rail will be off with the state machine changing to Sleep State.
- ⚫ Besides external hardware signal controlling the sleep mode, the RT5147 also applies software control via the <sup>2</sup>C interface to enable sleep mode. If SLEEP1\_EN or SLEEP2\_EN function is set to b1, the PMIC will also go to sleep mode.

When the RT5147 changes from normal mode to sleep mode, the rails will follow the SLEEP1/2\_REG setting to either remain active or power off.

When Buck2 and Buck3 remain active in sleep mode, both the output voltage of Buck2 and Buck3 have two choices:

⚫ Buck2/Buck3 will keep their output voltage as B2\_VSEL/B3\_VSEL configurations when  $B2/B3_DVS_RN_SLEEPx = 0.$ 

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. RT5147\_DS-00 August 2024 www.richtek.com



⚫ Buck2/Buck3 will change their output voltage to B2\_DVS\_SEL/B3\_DVS\_SEL configurations when B2/B3\_DVS\_EN\_SLEEPx = 1.

For example, if Sleep1 is used to enter sleep mode and B2/B3\_DVS\_EN\_SLEEP1 = 0, B2/B3 will keep their B2/B3\_VSEL voltage; if B2/B3\_DVS\_EN\_SLEEP1 = 1, B2/B3 will follow the B2/B3\_DVS\_SEL to change their output voltages. The above behaviors also apply to the B2/B3\_DVS\_EN\_SLEEP2 bits.

Because the RT5147 only applies one sleep mode, the priority of B2/B3 DVS EN SLEEP2 is higher than B2/B3\_DVS\_EN\_SLEEP1 if both Sleep1 and Sleep2 are enabled.

All the alive rails in sleep mode will enter low power mode. When a rail enters low power mode, it will disable some internal circuits to reduce the VIN supply current for power saving.

The RT5147 can easily return to normal state from sleep state by disabling the sleep mode condition. Form sleep state back to normal state, the disabled rails will follow their X\_ON\_DLY function, X\_WAKEUP\_DELAY function, and X\_SST\_SEL function to perform their wake-up sequence.

#### *16.14.5 Thermal Recovery State*

When the die temperature of the RT5147 hits a critical over-temperature event ( $\sim$ 150 $\degree$ C), all the rails are forced to power off, but the digital controller remains active. The PMIC stays in the Thermal Recovery State. The PMIC will return to normal state when the die temperature is lower than 125°C.

#### *16.14.6 Recovery State*

If any rail gets the fault flag of an overvoltage event or undervoltage event, the fault rail will open its high side and low side, and the other rails will discharge power at the same time. After powering off all rails, the RT5147 will try to hiccup every 100ms with the current register settings. Users can read back the fault information via the I<sup>2</sup>C interface to understand which rail gets the fault flag.

The RT5147 will continue to retry until all rails are no longer in fault events, and the PMIC will return to normal state. When the RT5147 is in normal mode and the AVIN is below the UVLO falling threshold, the RT5147 will go to OFF State.



Figure 5. RT5147 State Machine

# **16.15 Sequence Diagram**

The RT5147 starts a power-up sequence when AVIN exceeds the SYSMON threshold voltage, and the device shuts down when VIN falls below the UVLO falling threshold voltage. The RT5147 applies sleep mode to power off some rails, lower both Buck2 and Buck3 output voltage, and turn the alive rail to low power mode for saving power consumption. All the rails will return to normal operation when the RT5147 transitions from sleep state to normal state. The power on/off sequence and sleep-off/wake-up sequence of all rails in the RT5147 are shown in [Figure 6,](#page-41-0) [Figure 7](#page-42-0) and [Figure 8.](#page-43-0)





Figure 6. Power-Up/Off Sequence and Sleep Off/Wake-Up Sequence for GPIO3 = Hi-Z.

<span id="page-41-0"></span>







Figure 7. Power-Up/Off Sequence and Sleep Off/Wake-Up Sequence for GPIO3 = L.

<span id="page-42-0"></span>





Figure 8. Power-Up/Off Sequence and Sleep Off/Wake-Up Sequence for GPIO3 = H.

<span id="page-43-0"></span>

## **16.16 TIME\_SLOT, ON\_DLY, WAKE\_UP\_DLY, and OFF\_DLY**

The RT5147 embeds four timers to build the power-up sequence, sleep-off sequence, and wake-up sequence for every rail. These four timers are TIME\_SLOT, WAKE\_UP\_DLY, ON\_DLY, and OFF\_DLY. All their functions are described below:

- 1. TIME\_SLOT timer: This timer is used to design the enable delay time of the buck converter or the LDO with discrete regulated duration during the power-up sequence. The time slot applies the enable delay time from 0ms to 3.75ms with 0.25ms step resolution. The enable delay time  $= 0$ ms is counted from AVIN  $=$  SYSMON with the deglitched 10us delay and Start-Up Delay". The Start-Up Delay is around 380us. Note that if set the Time\_Slot register of a rail is set to 0x00, the rail will never power up with any sequence. The register of the Time Slot for enable delay time  $= 0$ ms should be 0x01.
- 2. WAKE\_UP\_DLY timer: This timer is used to design the enable delay time of a regulator during the wake-up sequence. The options of the WAKE\_UP\_DLY function are planned as  $0\mu s$ , 250 $\mu s$ , 500 $\mu s$ , 750 $\mu s$ , 1000 $\mu s$ ,  $2000\mu$ s,  $4000\mu$ s and  $8000\mu$ s. The wake-up delay time = 0 $\mu$ s is counted from the rising edge of the Sleep1/2 signal with the additional delay of "EXIT TIME". The EXIT TIME is less than  $1\mu s$ . Without wake-up delay time setting to all regulators, they will raise up at the same time during the wake-up sequence.
- 3. ON\_DLY: The ON\_DLY timer is used for the additional delay time to a rail's enable signal from 0 to 1 during the power-up sequence and the wake-up sequence. It means that the total delay time of a rail in the power-up sequence is "TIME SLOT + ON DLY"; the total delay time of a rail in the wake-up sequence is "WAKE\_UP\_DLY + ON\_DLY".
- 4. OFF\_DLY: The OFF\_DLY timer is only used for the delay time to a rail's enable signal from 1 to 0 during sleepoff sequence. All rails without OFF\_DLY setting will power off at the same time during the sleep-off sequence.

In addition, the GPIO3 can supply more additional hardware delay time to Buck3, Buck4, LDO1 and LDO2. Thes GPIO3 delay time settings are used to make Buck3, Buck4, LDO1, and LDO2 match at least three different power sequences of different SOCs in one version of the efuse codes. Refer to ["Table 2"](#page-29-0) for the hardware delay times of the different GPIO3 statuses.

All the rails in the power-off sequence, when AVIN  $\lt$  UVLO or PWR DIS = L, always discharge off at the same time. The OFF\_DLY will not apply the delay time to the regulator in the power-off sequence. See [Table 9](#page-44-0) for the functions of the four timers to all the sequences.

<span id="page-44-0"></span>

Sequence	TIME_SLOT	<b>WAKE_UP_DLY</b>	ON_DLY	OFF_DLY	
Power up	Yes	$- -$	Yes	$- -$	
Sleep off	$- -$	$- -$	$- -$	Yes	
Wake up	$- -$	Yes	Yes	$- -$	
Power off	$- -$	$- -$	$- -$	$- -$	

**Table 9. The Delay Time Contributions of the Timer Register Functions to the Sequences**

## **16.17 B1/B2\_EN**

The priority of B1/B2\_EN signals, compared with Sleep1 and Sleep2, is the lowest. If B1/B2\_EN = H before AVIN SYSMON, Buck1 and Buck2 will follow the time-slot function and on delay time function to power up. If B1/B2\_EN remains L after AVIN > SYSMON, Buck1 and Buck2 will stay off during the power-up sequence. When setting B1/B2\_EN to H during normal operation, Buck1 and Buck2 will follow the wake-up delay time and on delay time to power up.

## **16.18 VOUT\_LOW**

The RT5147 provides the VOUT LOW function to prevent erroneous power-up sequence due to the higher residual voltage on the larger output capacitors. Without the VOUT\_LOW function, the RT5147 may perform a power-down sequence followed by a power-up sequence in a very short time due to a low short-pulse from AVIN or a high short-pulse from the PMIC\_DIS signal. This can result in all outputs still having higher residual voltages during the power-up sequence, as there is not enough time to discharge their output voltages. This behavior will make the system to stop working due to incorrect rail power-up sequences.

The VOUT\_LOW function can be enabled by configuring the VOUTLOW\_MASK\_BIT in the TOP\_CTRL\_REG to b0. If the VOUT\_LOW function is enabled, the RT5147 will not initiate the power-up sequence if any rail is higher than 200mV. This function ensures that the RT5147 provides the correct power-up sequence to the system.

## **16.19 EXT\_ENx\_O**

The RT5147 provides two additional external enable signals to control external converters for supporting larger current rating or expanding more rails. Any of the GPIO2 to GPIO8 can be configured as the output signal, EXT\_EN1\_O or EXT\_EN2\_O. The GPIOx configured as EXT\_ENx\_O can join the power-up sequence or use manual operation to power up via the I<sup>2</sup>C Interface or by receiving an input triggered signal from another GPIOx. The EXT\_ENx\_O\_INPUT\_SEL function provides four ways to trigger the EXT\_ENx\_O pin to issue an enable signal, and the EXT\_ENx\_O\_TIME\_SLOT and EXT\_ENx\_DELAY functions contribute to the delay time to meet the power-up sequence. See the following descriptions for more details about the configuration of EXT\_ENx\_O:

1. EXT\_ENx\_O\_INPUT\_SEL = Rail's POK and its delay time is affected by EXT\_ENx\_DELAY.

The EXT\_ENx\_O will follow the selected rail's power good configured by the EXT\_ENx\_POK\_SEL function to issue the enable signal after a delay time. Note that there is always an offset delay time of about  $250\mu s$  when the Rail's POK is set as the input triggered signal to EXT\_ENx\_O.

2. EXT\_ENx\_O\_INPUT\_SEL = EXT\_ENx\_I and its delay time is affected by EXT\_ENx\_DELAY. The EXT ENx O will follow an external high-level signal received by the GPIO5/6/7/8, configured by the

EXT\_ENx\_POK\_SEL function and EXT\_ENx\_I\_SEL function, to issue its enable signal after a delay time. Make sure that the configurations of EXT\_ENx\_O and EXT\_ENx\_I are assigned to different GPIOx.

3. EXT\_ENx\_O\_INPUT\_SEL = the command from the I2C interface and there is no delay time.

The EXT ENx O can be set to follow the command from the  $I^2C$  interface. The register address for the command is located in the GPIOx\_GENERAL\_CTRL function. Write 00b to pull down EXT\_ENx\_O as a lowlevel signal and 01b to pull up EXT\_ENx\_O as a high-level signal.

4. EXT\_ENx\_O\_INPUT\_SEL= EXT\_ENx\_O\_Time\_Slot and its delay time comes from the time slot setting. The EXT\_ENx\_O will follow the delay time configured by the EXT\_ENx\_O\_Time\_Slot function to issue the enable signal during the power-up sequence. Note that there is always an offset delay time of about 400µs when EXT\_ENx\_O is set to follow its time slot.

EXT\_ENx\_O will power up as described above. Once the input trigger signal is gone due to unexcepted behavior, the EXT\_ENx\_O will also follow the input trigger signal to go low. The EXT\_ENx\_O will go low when the PMIC hits the protection event.

## **16.20 SYSMON, SYSWARN and POK\_OV**

The SYSMON is the configurable threshold voltage for monitoring AVIN, and the threshold can be configured from 2725mV to 3100mV with a 25mV step resolution. When the AVIN is over the SYSMON Vth, the RT5147 can enable the rail's power-up sequence. Note that the SYSMON can be detected through GPIO5.

The SYSWARN is the warning signal to alert that the AVIN voltage is lower than the SYSWARN monitored voltage. The SYSWARN alarm voltage can be configured from 2775mV to 3150mV with a 25mV step resolution. Similarly, the POK OV is also a warning signal to alert that the AVIN voltage is higher than the POK OV monitored voltage. The POK\_OV monitored voltage has two selections, 3.5V and 3.8V. The system can monitor AVIN as the input source power good by the two signals, SYSWARN and POK\_OV.

The indication bits for SYSMON, SYSWARN, and POK\_OV are listed in the TOP\_STATUS\_REG. These three bits are designed for real-time reaction. Their corresponding bits will show the real status when the AVIN voltage is over their set threshold voltage. This means that if the POK\_OV bit in the TOP\_STATUS\_REG shows b1, the AVIN is over the POK\_OV monitored voltage. It should keep the POK\_OV bit = b0 to keep the AVIN in the correct operational range. For SYSMON and SYSWARN indication signals, they will show b0 when the AVIN is lower than their configured monitored voltage. Keep the indication signals of SYSMON and SYSWARN at b1 for normal operation.

### **16.21 AVIN\_OV and AVIN UVLO**

Once the AVIN is over the SYSMON voltage, the PMIC starts to work. SYSWARN and POK\_OV can be used to monitor the AVIN voltage. If the AVIN is under SYSWARN or over POK\_OV, the fault status can be sent by the nIRQ signal to warn the system. When AVIN is lower than SYSWARN (even lower than SYSMON) or higher than POK\_OV, the PMIC still works with the warning status. But if the AVIN continues to worsen to be under AVIN UVLO or over AVIN OV, the PMIC will be forced to shut down to protect itself and the backend circuits. Refer to the "State Machine" section for more details.

### **16.22 Status and Flag**

The monitored AVIN Status, OT, nRESET and nIRQ in the TOP\_STATUS\_REG and the monitored Outputs' POK Status in the RAIL\_STATUS\_REG are all real-time-reaction signals. They are designed as level-triggered signals. When the signal is real (equal to 1), the corresponding bit will also show a high level. On the other hand, a bit equal to a low level will indicate that the false status is in the corresponding monitored function.

The status of the Outputs' PBAD flags in the RAIL\_FLAGx are used to record that the PBAD events occured once. They are designed as edge-triggered signals. If a fault of a rail happens, the related PBAD bit will record the real status at the same time. Then the corresponding PBAD bit will lock the issued PBAD signal even if the rail's fault is removed. Reading the bit will make the  $I^2C$  interface from the "Master Bus" get the real state, but the RT5147 will clear the bit to a false state (equal to b0) if the PBAD event is removed.

TOP\_STATUS\_REG, RAIL\_STATUS\_REG and RAIL\_FLAG\_REG are the fault code systems used to record what happens in the present. When the power system of the SSD application encounters a problem, reading back the register values from the fault code system can help the user easily understand what is/was going on.

## **16.23 nIRQ (Negative Interrupt Request)**

The nIRQ system also belongs to the fault codes system. All the faults that occur under RT5147 operation will be recorded by the corresponding internal register functions. The nIRQ system can decide which fault to exported to the SSD system.

There are two embedded register functions, nIRQ CLEAR and nIRQ MASK, in the nIRQ system. The nIRQ\_CLEAR has two functions:

▶ One is used to record the fault flag from the TOP\_STATUS, RAIL\_STATUS, and RAIL\_FLAGx registers.



 $\triangleright$  The other is designed to write a b1 into itself to clear the record of the fault flag from the first function description. The record function is designed to edge-trigger and lock-out behavior. Once the bit is recorded to b1, the bit will remain locked until it is cleared following step 2 or AVIN is under UVLO voltage.

The nIRQ\_MASK function is used to decide that the nIRQ output (active low) will monitor the fault built in the nIRQ\_CLEAR. If the fault is recorded but masked by the nIRQ system, the nIRQ output will ignore the record fault. If the fault is recorded and unmasked, the GPIOx as the nIRQ will output a low-level signal (see [Figure 9\)](#page-47-0).



Figure 9. The Relation Chart for nIRQ, Clear and Mask

### <span id="page-47-0"></span>**16.24 Power Disable (PWRDIS)**

The PWRDIS is the main on/off signal for the power down/up sequence of the RT5147. However, it will not enable the behavior of the register values re-loaded from the EFUSE when PWRDIS transitions from H to L. The PWRDIS\_DELAY\_TIME function can delay the PWRDIS signal for the power-off sequence of the RT5147. When PWRDIS = L with AVIN in the normal range, the RT5147 will enable the power-up sequence immediately. The power-off delay time can be set to 0ms, 0.5ms, 1ms, 2ms, 4ms, 8ms, and 16ms. If users want to disable this function, set PWRDIS\_DELAY\_TIME to 0x7 to make the RT5147 ignore PWRDIS function.

### **16.25 B2/B3\_DVS\_EN\_SLEEPx**

Buck2 and Buck3 can have another output voltage when RT5147 enters sleep mode and Buck2 and Buck3 remain alive. The B2/B3 DVS enable signals are controlled by the B2\_DVS\_EN\_SLEEP1, B2\_DVS\_EN\_SLEEP2, B3\_DVS\_EN\_SLEEP1 and B3\_DVS\_EN\_SLEEP2 bits. If the RT5147 enters sleep mode via the SLEEP1 signal, Buck2 and Buck3 will follow B2/B3\_DVS\_EN\_SLEEP1; if the RT5147 enters sleep mode via the SLEEP2 signal, Buck2 and Buck3 will follow B2/B3\_DVS\_EN\_SLEEP2. However, Buck2 and Buck3 will follow B2/B3\_DVS\_EN\_SLEEP2 when RT5147 enters sleep mode via both SLEEP1 = 0 and SLEEP2 = 0 (low active).

#### **16.26 Thermal Considerations**

The junction temperature should never exceed the absolute maximum junction temperature  $T_{J(MAX)}$ , listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

#### $P_D(MAX) = (TJ(MAX) - TA) / \theta JA$

where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction-toambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance,  $\theta_A$ , is highly package dependent. For a WL-CSP-36B 2.66x2.70 (BSC) package, the thermal resistance,  $\theta$ JA, is 28.56°C/W on a standard JEDEC 51-9 high effective-thermal-conductivity four-layer test board. The maximum power dissipation at  $TA = 25^{\circ}C$  can be calculated as below:

PD(MAX) = (125°C - 25°C) / (28.56°C/W) = 3.5W for a WL-CSP-36B 2.66x2.70 (BSC) package.

The maximum power dissipation depends on the operating ambient temperature for the fixed  $T_{J(MAX)}$  and the thermal resistance,  $\theta$ JA. The derating curve in [Figure 10](#page-48-0) allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.



<span id="page-48-0"></span>Figure 10. Derating Curve of Maximum Power Dissipation

### **16.27 Layout Considerations**

Layout is very important in high frequency switching converter design. The PCB can radiate excessive noise and contribute to converter instability with improper layout.

Power components should be placed on the same side of the board, with power traces routed on the same layer. If it is necessary to route a power trace to another layer, choose a trace in low di/dt paths and use multiple vias for interconnection. When vias are used to connect PCB layers in the high current loop, there should be enough vias to reduce the path impedance as much as possible. The width of the power trace is decided by the maximum current passing through. With enough width and vias, the resistance of the entire power trace can be minimized to improve the performance of the converter. Below are some other layout guidelines which should be considered:

- ⚫ Place the input decoupling capacitors as close as possible to VIN pins (for example, AVIN, VINLDO1, VIN\_B1, VIN\_B2, VIN\_B3, VIN\_B4). The input capacitor can provide instant current to the converter when the high-side MOSFET turns on. It is better to connect the input capacitors to the VIN pins directly with a trace on the same layer. It is preferable to connect the decoupling capacitors directly to the pins without using vias.
- Place the inductors close to the LX pins (for example, SW\_B1, SW\_B2, SW\_B3, and SW\_B4) and the power trace between them should be wide and short. Using a wide and short trace to minimize the ESR will gain better efficiency. Additionally, this trace copper area provides a heat sink for the inductor and the internal MOSFETs. Do not make the area of the node small by using narrow traces; keep the area as wide as possible without affecting other paths. However, the largest voltage and current variation also happens on the trace of SW\_Bx, it should keep any sensitive trace far away from this node.
- For feedback signals FB\_B1, FB\_B2, FB\_B3, and FB\_B4, the sensing point which detects the output voltage must be connected after the output capacitor and keep the trace far away from the switching node or inductor. In addition, the current through the FB\_Bx trace should be very small. Place the feedback network as close to the chip as possible.
- ⚫ Place the output capacitors close to LDO1, LDO2, and the output side of the Bx inductor to minimize trace inductance.
- ⚫ The GND pins should be connected to a strong ground plane for heat sinking and noise protection.



#### Suggested Inductors for Typical Application Circuit

#### Recommended Component Selection for Typical Application Circuit



**Note 8.** The information provided in this section is for reference only. The customer is solely responsible for designing, validating, and testing any applications incorporating Richtek's product(s). The customer is also responsible for applicable standards and any safety, security, or other requirements.

# **17 Functional Register Description**

The following **Table 10** is a summary of registers. It shows the default register values of the PMIC when the AVIN is over UVLO rising threshold but under VSYSMON. Certain default values of register address are from EFUSE. When AVIN is above UVLO, the status of some registers will be determined by the three states (H, Hi-Z, L) of GPIO#.

<span id="page-50-0"></span>

<b>Address</b>	<b>Register Name</b>	<b>Default Value (Hex.)</b>		<b>Type</b>	<b>EFUSE</b>	<b>Control</b>	
		н	$Hi-Z$	L			by GPIO#
0x00	TOP_STATUS_REG	00	00	00	<b>RO</b>	--	
0x01	RAIL FLAG0 REG	00	00	00	R <sub>1</sub> C	--	
0x02	RAIL_FLAG1_REG	00	00	00	R <sub>1</sub> C	--	--
0x03	RAIL_STATUS_REG	00	00	00	<b>RO</b>	--	-−
0x04	RAIL_FALG2_REG	$00\,$	00	00	R <sub>1</sub> C	$\overline{\phantom{a}}$	--
0x05	GPIO1 REG	04	04	04	<b>RW</b>	Bits[2:0]	--
0x06	GPIO2 REG	$00\,$	00	00	<b>RW</b>	Bits[6:3]	
0x07	GPIO3_REG	00	00	00	<b>RW</b>	Bits[6:3]	
0x08	GPIO4 REG	$00\,$	00	00	<b>RW</b>	Bits[6:3]	--
0x09	GPIO5_REG	18	10	10	<b>RW</b>	Bits[6:3]	GPIO <sub>3</sub>
0x0A	GPIO6_REG	$00\,$	00	00	<b>RW</b>	Bits[6:3]	
0x0B	GPIO7_REG	30	30	30	<b>RW</b>	Bits[6:3]	--
0x0C	GPIO8 REG	20	20	20	<b>RW</b>	Bits[6:3]	
0x0D	GPIO3_DELAY_REG0	6C	6F	06	<b>RW</b>	Bits[7:0]	GPIO <sub>3</sub>
0x0E	GPIO3 DELAY REG1	88	88	88	<b>RW</b>	Bits[7:0]	GPIO <sub>3</sub>
0x0F	WARN_VTH_REG0	00	00	00	<b>RW</b>	--	
0x10	WARN_VTH_REG1	$00\,$	$00\,$	00	<b>RW</b>	--	--
0x11	nRESET_MASK_REG	$00\,$	00	00	<b>RW</b>	--	--
0x12	nIRQ_CLEAR_REG	$00\,$	00	00	W <sub>1</sub> C	--	
0x13	nIRQ MASK REG	<b>FC</b>	FC	<b>FC</b>	<b>RW</b>	--	--
0x14	EXT_EN1_O_TIME_SLOT	07	07	07	<b>RW</b>	Dist[4:0]	--
0x15	EXT_EN2_O_TIME_SLOT	07	07	07	<b>RW</b>	Dist[4:0]	--
0x16	EXT_EN1_I	CO	CO	CO	<b>RW</b>	--	--
0x17	EXT EN2 I	CO	CO	CO	<b>RW</b>	-−	-−
0x18	EXT ENx O DELAY	$00\,$	00	00	<b>RW</b>		
0x19	SST0 REG	55	55	55	<b>RW</b>	Bits[7:0]	-−
0x1A	SST1_REG	$00\,$	00	00	<b>RW</b>	Bits[7:6]	
0x1B	B1_CFG_REG	6A	6A	6A	<b>RW</b>	Dist[3:1]	
0x1C	B1_SEL_REG	A0	A <sub>0</sub>	A <sub>0</sub>	<b>RW</b>	GPIO <sub>2</sub> Bits[7:2]	
0x1D	B2_CFG_REG	6A	6A	6A	<b>RW</b>	$\overline{\phantom{a}}$	
0x1E	B2 SEL REG	52	52	8C	<b>RW</b>	Bits[7:1]	GPIO <sub>2</sub>
0x1F	B2 DVS_SEL_REG	52	52	8C	<b>RW</b>	Bits[7:1]	GPIO <sub>2</sub> /

**Table 10. Register Summary**

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. RT5147\_DS-00 August 2024 www.richtek.com







# **17.1 Registers Configuration**

See below register tables for the detailed description of their functions. Some of the registers are volatile. Volatile registers are accessible through the  $I^2C$  slave bus and are not valid while AVIN is under UVLO. Some of the registers will reload their values from the values fixed by the EFUSE. [Table 6](#page-31-0) shows which value of the register function can be adjusted by the factory.









# **Table 12. RAIL\_FLAG0\_REG**







# **Table 13. RAIL\_FLAG1\_REG**







# **Table 14. RAIL\_STATUS\_REG**







# **Table 15. RAIL\_FLAG2\_REG**







# **Table 16. GPIO1(nRESET)\_REG**







#### **Table 17. GPIO2\_REG**





<span id="page-59-0"></span>**Note 9.** GPIO2/3/4/6 is used to control the VSELx of the rails of the RT5147 before nRESET = 1. Send out the EXT\_EN1/2\_O signal manually after nRESET = 1 if GPIO2/3/4/6 is set as the EXT\_EN1/2\_O function. If GPIO5/7/8 is used as EXT\_EN1/2\_O, the EXT\_EN1/2\_O can join the power-up sequence.





# **Table 18. GPIO3\_REG**







# **Table 19. GPIO4\_REG**





 $\mathsf{r}$ 



# **Table 20. GPIO5\_REG**







# **Table 21. GPIO6\_REG**







**Table 22. GPIO7\_REG**







**Table 23. GPIO8\_REG**

<b>Address: 0x0C</b> <b>Description:</b> GPIO8 configuration.								
<b>Bits</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>Name</b>	Reserved	GPIO8 FUNC SEL			Reserved	<b>GPIO8 GENERAL</b> <b>CTRL</b>		
<b>Read/Write</b>	RO	<b>RW</b>	<b>RW</b>	<b>RW</b>	<b>RW</b>	RO	<b>RW</b>	<b>RW</b>
<b>Default</b> <b>Value</b>	0	0		0	0	0	0	0



```
Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.
```
 $\overline{1}$ 



# **Table 24. GPIO3\_DELAY0\_REG**





#### **Table 25. GPIO3\_DELAY1\_REG**







#### **Table 26. WARN0\_REG**





#### **Table 27. WARN1\_REG**





 $\mathbf{r}$ 

# *Preliminary* **RT5147**

# **Table 28. nRESET\_MASK\_REG**





## Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. RT5147\_DS-00 August 2024 www.richtek.com

 $\mathbf{r}$ 



# **Table 29. nIRQ\_CLEAR\_REG**





#### **Table 30. nIRQ\_MASK\_REG**







#### **Table 31. EXT\_EN1\_O\_TIME\_SLOT\_REG**

**Address:** 0x14

**Description:** Configure the time slot of the external enable1 output (EXT\_EN1\_O) during the power-up sequence. The EXT\_EN1\_O will issue from low to high automatically at the setting time slot.





#### **Table 32. EXT\_EN2\_O\_TIME\_SLOT\_REG**







# **Table 33. EXT\_EN1\_I**

<span id="page-71-0"></span>



Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. www.richtek.com RT5147\_DS-00 August 2024


### **Table 34. EXT\_EN2\_I**





73



#### **Table 35. EXT\_ENx\_O\_DELAY**





### **Table 36. SST0\_REG**







### **Table 37. SST1\_REG**





#### **Table 38. B1\_CFG\_REG**





Г



### **Table 39. B1\_SEL\_REG**





#### **Table 40. B2\_CFG\_REG**





Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. www.richtek.com **RT5147\_DS-00** August 2024







#### **Table 41. B2\_SEL\_REG**







#### **Table 42. B2\_DVS\_SEL\_REG**





### **Table 43. B3\_CFG\_REG**





### **Table 44. B3\_SEL\_REG**







### **Table 45. B3\_DVS\_SEL\_REG**





Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



### **Table 46. B4\_CFG\_REG**







### **Table 47. B4\_SEL\_REG**





#### **Table 48. LDO1\_SEL\_REG**





82



### **Table 49. LDO2\_SEL\_REG**





#### **Table 50. DCDCCTRL0\_REG**





83



#### **Table 51. SLEEP\_DVS\_REG**





Note 10. If the PMIC enters sleep mode with both SLEEP1 and SLEEP2 set to 0 (active low), the PMIC will listen to the B2\_SLEEP2\_DVS\_EN and B3\_SLEEP2\_DVS\_EN signals.

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. www.richtek.com RT5147\_DS-00 August 2024

 $\mathbf{r}$ 

# *Preliminary* **RT5147**

### **Table 52. SLEEP1\_REG**







#### **Table 53. SLEEP2\_REG**



**Description:** Configure the rail to be off or enter low power mode (LPM) in SLEEP2 (PS4) mode.





 $\mathbf{r}$ 



### **Table 54. DCDCCTRL1\_REG**





#### **Table 55. DISCHARGE0\_REG**







#### **Table 56. DISCHARGE1\_REG**





### **Table 57. DISCHARGE2\_REG**







#### **Table 58. DCDCCTRL2\_REG**

**Address:** 0x2F **Description:** Configure the rail to enter PSKIP mode or LPM mode during normal operation. All regulators will be forced to enter LPM when PMIC is in sleep mode.





 $\mathbf{r}$ 



### **Table 59. B1\_TIME0\_REG**





 $\mathbf{r}$ 



### **Table 60. B1\_TIME1\_REG**





Г



### **Table 61. B2\_TIME0\_REG**





 $\mathsf{r}$ 



### **Table 62. B2\_TIME1\_REG**





Г



### **Table 63. B3\_TIME0\_REG**





 $\mathsf{r}$ 



### **Table 64. B3\_TIME1\_REG**





 $\mathbf{r}$ 



### **Table 65. B4\_TIME0\_REG**





 $\mathbf{r}$ 



### **Table 66. B4\_TIME\_REG1**





### **Table 67. MANUFACTURE\_ID\_REG**





### Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

97

Г



### **Table 68. LDO1\_TIME0\_REG**







### **Table 69. LDO1\_TIME1\_REG**





r



### **Table 70. LDO2\_TIME0\_REG**





 $\mathsf{r}$ 



### **Table 71. LDO2\_TIME1\_REG**







#### **Table 72. PWRDIS\_REG**





### **Table 73. PRODUCT\_ID\_REG**







#### **Table 74. REVISION\_NUMBER\_REG**





### **Table 75. TOP\_CTRL\_REG**





103



#### **Table 76. B3\_REAL\_VID\_REG**

#### **Address:** 0x41

**Description:** This register will show Buck3 real VID selection which is used to define Buck3 VOUT = B3\_SEL or B3\_DVS\_SEL.





# *Preliminary* **RT5147**

### **18 Outline Dimension**





**36B WL-CSP 2.66x2.70 Package (BSC)**

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.





## **19 Footprint Information**







Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. www.richtek.com RT5147\_DS-00 August 2024

### **20 Packing Information**

**20.1 Tape and Reel Data**







**C, D, and K are determined by component size. The clearance between the components and the cavity is as follows:** 

**- For 8mm carrier tape: 0.5mm max.**



Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



### **20.2 Tape and Reel Packing**





Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.




## **20.3 Packing Material Anti-ESD Property**



## **Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

**RICHTEK** 

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate<br>and reliable. However, no responsibility is assumed by which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2024 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.





## **21 Datasheet Revision History**

